1	FEDERAL TRADE COMMISSION				
2	I N D E X (PUBLIC RECORD)				
3					
4	WITNESS:	DIRECT	CROSS	REDIRECT	RECROSS
5	MacWilliams	4796	4923		
6	Kellogg	4982			
7					
8	EXHIBITS		FOR ID	R ID IN EVID	
9	СХ				
10	Number 2501		IC		
11	Number 2503		IC		
12	Number 2521		4880		
13	Number 2522		4981		
14	Number 2527		4864		
15	Number 2529		4885		
16	Number 2535		4892		
17	Number 2536			48	90
18	Number 2537			48	94
19	Number 2540			48	97
20	Number 2541			49	02
21	Number 2559			49	06
22	Number 2560			49	15
23					
\mathbf{O} 4					

- 24
- 25

1	EXHIBITS	FOR ID	IN EVID
2	RX		
3	Number 695		4982
4	Number 1532		4858
5	Number 1762		4981
6			
7	DX		
8	Number 47	4994	
9	Number 48	4994	
10	Number 49	4995	
11	Number 50	4996	
12	Number 51	4996	
13	Number 52	4997	
14	Number 53	5001	
15	Number 54	5004	
16	Number 55	5007	
17	Number 56	5008	
18			
19			
20			
21			
22			
23			
24			
25			
		For The Record,	Inc.

1		UNITED STATES	OF AMERICA	
2		FEDERAL TRADE	COMMISSION	
3				
4	In the Matter o	f:)	
5	Rambus, Inc.) Docket No. 9302	
6			-)	
7				
8				
9		Thursday, June	e 12, 2003	
10	9:30 a.m.			
11				
12				
13	TRIAL VOLUME 26			
14	PART 1			
15		PUBLIC RE	ECORD	
16				
17	BEFORE	THE HONORABLE S	STEPHEN J. McGUIRE	
18	Chief Administrative Law Judge			
19	Federal Trade Commission			
20	600 Pennsylvania Avenue, N.W.			
21		Washingtor	n, D.C.	
22				
23				
24				
25	Report	ed by: Josett	F. Hall, RMR-CRR	
		For The Reco	rd, Inc.	

Waldorf, Maryland (301) 870-8025

2

```
3
      ON BEHALF OF THE FEDERAL TRADE COMMISSION:
 4
              M. SEAN ROYALL, Attorney
 5
              GEOFFREY OLIVER, Attorney
 6
              JOHN C. WEBER, Attorney
 7
              MICHAEL FRANCHAK, Attorney
 8
              ROBERT DAVIS, Attorney
 9
              Federal Trade Commission
10
              601 New Jersey Avenue, N.W.
              Washington, D.C. 20580-0000
11
              (202) 326-3663
12
13
14
      ON BEHALF OF THE RESPONDENT:
15
              GREGORY P. STONE, Attorney
16
              STEVEN M. PERRY, Attorney
17
              PETER A. DETRE, Attorney
18
              SEAN GATES, Attorney
              Munger, Tolles & Olson LLP
19
20
              355 South Grand Avenue, 35th Floor
21
              Los Angeles, California 90071-1560
22
              (213) 683-9255
23
24
25
```

ON BEHALF OF THE RESPONDENT: A. DOUGLAS MELAMED, Attorney Wilmer, Cutler & Pickering 2445 M Street, N.W. Washington, D.C. 20037-1420 (202) 663-6090

1 PROCEEDINGS 2 _ _ _ 3 JUDGE McGUIRE: This hearing is now in order. Any issues that need to come to the court 4 5 before we start this morning? 6 MR. STONE: Mr. Detre had a son, 7 Aaron Frederick, so everybody is well, so I wanted to 8 share that. 9 JUDGE McGUIRE: Good news. The court is 10 pleased with that information. 11 Anything from complaint counsel? 12 MR. ROYALL: Nothing here other than 13 congratulations. 14 JUDGE McGUIRE: Very good. Then at this time 15 complaint counsel may call its next witness. 16 MR. DAVIS: Thank you, Your Honor. Complaint counsel calls Pete MacWilliams. 17 18 JUDGE McGUIRE: Sir, if you'll please approach 19 the bench and you'll be sworn in by the court 20 reporter. 21 22 Whereupon --23 PETER D. MacWILLIAMS 24 a witness, called for examination, having been first 25 duly sworn, was examined and testified as follows:

1 MR. DAVIS: Your Honor, before I start, could I 2 approach the witness to give him documents? 3 JUDGE McGUIRE: Yes. DIRECT EXAMINATION 4 5 BY MR. DAVIS: 6 Ο. Good morning, Mr. MacWilliams. 7 Good morning. Α. 8 Please state your name for the record. Q. 9 Peter D. MacWilliams. Α. 10 Q. And where are you currently employed? 11 Intel Corporation. Α. 12 Q. What's your current title? 13 I'm director of platform architecture. Α. 14 Ο. And where did you go to college? 15 I went to college at UC Berkeley and got a Α. 16 bachelor's degree in 1978 and a master's degree in 17 1979. 18 Where did you start working after leaving Q. 19 Berkelev? 20 Α. I went to Intel. 21 And when did you start at Intel? Ο. In August of 1979. 22 Α. 23 What was your first position at Intel? Q. I started working on analog I/O boards for the 24 Α. 25 multibus product line.

1 Q. And what --

2 A. As a design engineer.

3 Q. How long were you doing that?

A. Oh, roughly two years.

5 Q. What did you do after that?

A. I continued to work on analog I/O boards for the multibus product line as a design engineer and I started to spend some more time working with the component groups within Intel, trying to coordinate the components they were building to make sure that they would work better in our board-level products.

12 Q. When you say "component groups," what were you 13 referring to?

A. Components would be microprocessors andperipherals that go around the microprocessors.

Q. And how long were you in that position?
A. Oh, in that specific position I was there
roughly another two years or so. But the department

19 where I worked with the component parts of Intel's 20 continues to this day.

Q. And where did you go after that position?
A. I worked in the systems technology group. We
were looking at a lot of the forward-looking
technologies that we needed for the systems in the
future in both the product-level technologies as well

1 as board, thermal, other aspects of systems.

2 Q. And about what year did you start at the 3 systems technology group?

A. I actually started working there about the mid-'80s on a part-time basis while I was still working in the multibus board group and had transferred there full-time in 1990.

Q. Did you work with DRAM at all in that period?
A. We used DRAM, but I never worked with DRAM
suppliers. We just used whatever they built.

11 Q. After that, what was your position?

A. I worked in the systems technology lab group when came to Intel. In 1990, at that point I transferred over there and we were looking at technologies to speed up our microprocessors. The primary focus then was other system components and high-speed caches.

18 Q. What's a high-speed cache?

A. A high-speed cache is a type of memory that we put behind the microprocessor. It's typically much faster than DRAM. It was SRAM initially. We looked at doing some integrated components and the idea was to supply instructions and data to the microprocessor that are most often used more quickly than we can supply by DRAM.

Q. And did you have a position after the position
 you just described?

3 I was in that position basically from that time Α. until roughly 2000-2001, at which time I transitioned 4 5 to the desktop platforms group, performing basically 6 the same job. Throughout the last thirteen years, my job has been to look for issues with our 7 8 microprocessors and platforms into the future and try 9 to figure out what technology we need to deliver the 10 full value. 11 When you say "platforms," what were you Ο. 12 referring to? "Platforms" means the boards and systems that 13 Α. 14 we build up around the microprocessors to make the 15 computer. 16 Q. Do you have an understanding of the term 17 "memory enabling" as it's used at Intel? 18 Α. Yes. And what does that mean? 19 Ο. 20 What it means is that as we started looking at Α. 21 what it takes to make platforms better in the future, around the middle of the '90s we concluded that we 22 23 needed to have higher-speed memory technologies. Ιt was no longer sufficient to simply work on CPUs and 24 25 caches, and as such, we had to go out and work with

people in the industry who supplied the memory 1 2 technologies, and "memory enabling" refers to programs that we put in place to help coordinate our product 3 lines with the memory vendors' product lines and help 4 5 them see what we wanted them to do in order to better 6 complement what we were doing. 7 Were you ever involved in a memory enabling Ο. 8 project at Intel relating to RDRAM? 9 Α. Yes. 10 Q. And what was your role in that project? 11 My initial role was to decide that's what we Α. 12 would do. I was one of the key people on the team that 13 looked at memory technologies in the future and decided 14 that the RDRAM technology would be the right one to 15 pursue for the long term in terms of its technical 16 merits. 17 Was this the project that you were describing Q. 18 that began in the mid-1990s? The specific RDRAM project started a little bit 19 Α. 20 later than our memory-enabling efforts but roughly the 21 same time frame, yes. So the memory-enabling effort began in the 22 Ο. 23 mid-1990s, in 1995 or so? 24 Yeah, about 1995. And we spent about a year Α. 25 looking at lots of options before we actually decided

1 to take the Rambus direction and then about a year or 2 two to finalize all the details to confirm that was 3 indeed the right way to go.

Q. Now, why was Intel interested in enabling RDRAMrather than some other DRAM?

6 When we did the analysis, we looked at several Α. 7 Back in the '95 time frame, we were using options. 8 EDO, just starting to use SDRAM. We looked at speeding 9 We looked at what was referred to as up SDRAM. 10 DDR SDRAM. We looked at SyncLink. We looked at various versions of RDRAM. And we also asked the 11 12 memory vendors to provide us with whatever ideas they 13 would have to provide high-speed memories.

And as we looked through the options, the memory vendors didn't have any other good ideas and the scaling of SDRAM to DDR we judged to be somewhat limited in that we could put a lot of energy into this and only get another maybe step or two in terms of memory generations.

20 We looked at the RDRAM case, and while the 21 current RDRAM implementations, which at the time were 22 base RDRAM and concurrent RDRAM, had limitations, that 23 made them not work well for system memory in PC. But 24 we saw that because they had already implemented 25 those, it was a fairly proven technology that we could

1 evolve forward and create a technology that would 2 scale for the five-year time frame we were looking 3 for.

You said "five-year time frame." 4 Ο. 5 Why would it be for a five-year time frame? 6 It was somewhat arbitrary, but it was important Α. 7 that we pick a technology that would allow some 8 stability and longevity because we were going to ask 9 the industry to go through a major transition in terms 10 of the infrastructure. The connectors, the boards, the 11 modules would all need to change, and that's not something that you can change on a yearly or 12 13 every-other-year basis. You have to do it on a longer 14 term and we thought five years was a reasonable time 15 frame. 16 Why couldn't you make those changes on a yearly Ο. 17 basis? Just the amount of investment to make the 18 Α. 19 changes, to validate the changes are correct, to 20 optimize the results based on the feedback you get from 21 the first designs, will take longer than one year, 22 so...

Q. When you're talking about investments, were you talking about -- take a drink of water. I didn't intend to stop you from drinking water.

Were you talking about solely Intel investments 1 2 or investments by other firms as well? 3 Both. Intel would have to make investments, Α. our OEM customers would have to make investments, and 4 5 DRAM vendors would also have to make investments. 6 MR. DAVIS: Your Honor, I'd like to show the 7 witness RX-904, and unfortunately, I didn't tell my 8 legal assistant I needed RX-904, so I don't actually 9 have a physical copy. 10 JUDGE McGUIRE: All right. That's fine. Go 11 ahead. MR. DAVIS: It will pop up on the screen. 12 BY MR. DAVIS: 13 14 Can you identify what this is? 0. 15 Α. Yes. 16 JUDGE McGUIRE: Do you have of a copy of this, 17 Mr. Stone? I'm sure you do somewhere. MR. STONE: I'll find it, Your Honor. That's 18 fine. 19 20 JUDGE McGUIRE: Do you want to take a break 21 until you get that? 22 MR. STONE: No. And I have extra copies if 23 counsel would like them for the witness and himself. 24 MR. DAVIS: Thank you. I appreciate that. 25 May I approach?

1 JUDGE McGUIRE: Yes.

2 BY MR. DAVIS:

3 Q. Could you describe what this is.

A. This is a Rambus program review. When we signed the agreement with Rambus in I believe it was November of '96, we decided we needed to make this a more formal program within Intel and we needed to take all aspects of it and do a review for the Intel executives, and this was the review.

Q. Is a program review something that's commonly done at Intel or is that something special to this case?

A. It's common but not universal. So we'll do itfor lots of things but not everything.

15 Q. Do you recall if you gave a presentation at 16 this meeting?

17 A. Yes.

18 Q. If you'd turn to the third page, there's a 19 slide entitled Memory Enabling.

20 Was this part of your presentation?

21 A. Yes.

Q. Under the word "Goal" is the statement "Ensure memory subsystem does not limit processor business" and then below that there's a bullet that states "do not limit ramp" and then parentheses "price and

1 availability."

2 What did you mean by this subbullet? 3 Α. Basically we were concerned that with any new memory technology, for it to achieve high volume we 4 5 need to be price competitive with the previous 6 technology that was already in high volume and that we 7 also needed to guarantee that there would be enough 8 availability for the Intel processor business, which 9 is -- consumes a substantial percentage of the DRAMs 10 worldwide. 11 What was the importance of the availability? Ο. 12 Α. If there wasn't enough DRAMs available, then we 13 limit the amount of processors we might be able to 14 sell. 15 Ο. Below the goal is a list with a title Process. 16 Could you describe what that list pertains to. 17 I'm sorry. Can you be more clear? Α. 18 Ο. Sure. 19 Could you describe what that list is. Basically this list is a set of items that we 20 Α. 21 actually viewed as enabling activity. 22 Q. So this is what you were describing earlier? 23 Α. Yeah. 24 Q. The first bullet under Process states, 25 "Project future memory requirements (extrapolations,

1 discontinuities)."

2

What does that mean?

We basically want to look at what our platform 3 Α. products are. We take our CPUs and try to project out 4 5 what the performance would be in the future -- what 6 the performance of our CPUs will be in the future, try 7 and project what the memory requirements for those 8 CPUs would be. Initially we'd do that with just 9 extrapolating what we have to -- what we have best and 10 try and figure out what the future needs are.

We'd also look for discontinuities in the sense that if we come up with new processor technologies, for example, recent hyperthreading is discontinuity work where one CPU might demand more bandwidth than the previous one or graphics which demands a lot more bandwidth than previous chipsets.

Then we'd try and factor that in and we'd take the result and try and project what our needs are in the future.

20 Q. Now, is this a process that began in the 21 mid-1990s, 1995-ish?

A. Yeah.

23 Q. When was the process finished?

A. Well, it's never really finished. We gothrough it over and over again. We went through one

process in '95, made the direction decision at the end 1 2 of '95 to go with the RDRAM. We confirmed that late '96 and began that program, but during the whole 3 period of the late '90s and even till today we continue 4 5 to project future needs and try and figure how to meet 6 those. 7 If you could turn to page 7 of RX-904. Ο. 8 The title of that slide is Intel nDRAM Target 9 Requirements. 10 What does nDRAM stand for? 11 It stands for the next-generation DRAM. Α. 12 Ο. Is that the result -- is this next-generation 13 DRAM the result of the process you were describing a 14 minute ago? 15 Α. Yes. 16 The second bullet on that slide is: Cost Ο. 17 parity with 100 megahertz SDRAM. 18 What constituted cost parity in your analysis? 19 Α. What we meant by this was that the 20 next-generation DRAM once it was in volume production 21 would have to equal the cost of 100 megahertz SDRAM 22 when it was in production, cost measured by the DRAM cost per bit and the system costs associated with the 23 module and connector, and so forth. 24 25 Q. Now, what did you mean by "cost per bit"?

A. By "cost per bit" we mean basically the die
 size of the DRAM.

Q. Why is cost per bit important as opposed to,4 say, cost per DRAM chip?

A. Cost per bit is important because we look at -well, I'll step back.

7 Cost per bit was a way to look at it without 8 specifying specific density. So if we'd said, you 9 know, equivalent costs for 64-megabit DRAMs, that might 10 not be fair because the next DRAM generation might not 11 occur in the 64-megabit generation. If we said 12 256-megabit, the old generation of DRAM might not be 13 around that long. So we use cost per bit to sort of 14 equalize it to allow us to make the comparison at 15 whatever density made sense.

16 Q. I see.

So cost per bit is a measurement that allows
you to compare memory cost across generation?
A. Or allows us to compare memory cost at each

20 generation as opposed to at one specific generation.
21 0. I see.

Now, going back to page 3 of RX-904, the bullet -- the next bullet states: Assess memory technology options, availability, cost and risk. And is that something you were describing

1 earlier as well?

2 A. Yes.

3 Q. What type of technology options are you 4 referring to here?

5 What I'm talking about there is we'd spent time Α. 6 with the DRAM vendors asking them what they could do now and in the future, tried to look for their 7 8 capabilities, tried to look at what process 9 technologies would bring them in the way of benefits 10 and tried to look at areas where our requirements might 11 add cost to the devices, so it was a very important 12 step to try and figure out what they could do to 13 deliver our requirements without adding cost and which 14 of our requirements would add cost, which allow us to 15 backward think. 16 Q. Now, for the RDRAM-related memory-enabling 17 effort, this process began you said in 1995? 18 Α. The process to make the initial selection began

19 in '95, yes.

20 Q. And when did it end?

A. The first phase ended at the end of '95. Andthe actual process ended in '96.

Q. Now, at the end of '95, was there some
conclusion that was reached at Intel relating to this?
A. Yes.

1

Q. What was that conclusion?

2 So the conclusion we reached based on talking Α. to the DRAM vendors and actually talking to Rambus as 3 well is that from a technology point of view we would 4 5 be much better off to define the next generation of 6 Rambus technology to meet our goals. 7 Now, would you turn to page 5 of RX-904. Ο. 8 Does that second bullet on RX-904 page 5 9 describe the process that you were describing earlier? 10 The bullet starting with "Considered several 11 options for greater than one year"? 12 Α. It describes the results of the process. Ιt 13 doesn't describe -- oh, actually it does, yeah, "with significant DRAM vendor involvement." That was a key 14 15 part. Yes. 16 Q. Now I'd like to show you a document that's been marked for identification as RX-1546. If you 17 18 look at the documents on the pile, the numbers are at 19 the very bottom of the document. And the RXs are at 20 the back. 21 Α. Okay. 22 Q. Can you identify what this is? 23 Α. Yes. And this is an e-mail from Kathy Garchow to you 24 Ο. 25 dated December 16, 1999; is that right?

1 A. Yes.

Q. And it's part of a string of e-mails, part of a string of e-mails between --

4 A. Yes.

5 Q. Who is Kathy Garchow?

A. Kathy Garchow was the technical assistant forPaul Ottelini at the time.

8 Q. And who is Paul Ottelini?

9 A. He was I think the chief operating officer of 10 Intel.

Q. Did you have an understanding of why she wanted to know why Intel didn't choose faster DRAMs per the Intel initial investigation?

A. What she told me was that Andy Grove, who was the president at the time, asked her to go look at the RDRAM experience and try to take from the key learnings as to what we did right and what we did wrong.

Q. Looking at your response to Ms. Garchow, which is the middle e-mail, you describe why each technology other than RDRAM was not chosen; is that right?

22 A. That's correct.

Q. Now, looking at the first alternative, fasterSDRAM, what were you referring to there?

25 A. We'd already made the decision to do

100-megahertz SDRAM, so we're looking at SDRAMs faster
 than 100 megahertz.

3 Q. And what speeds were you looking at at the 4 time?

A. We looked at 133 and actually 200.

5

Q. Now, you say next it would not work in
four-DIMM configuration past 100 megahertz without
adding lots of buffers and then in parentheses you say
"added cost to base platform and performance hit."

10 What did you mean by "four-DIMM configuration"? 11 A. At the time, motherboards typically had four 12 DIMM slots or slots for memory modules, and the OEM 13 customers that bought our products wanted chipsets with 14 four DIMM sockets, so any memory technology that we 15 chose in the '95 time frame had to support the four 16 DIMM sockets or wasn't acceptable.

Q. Who was it that wanted the four DIMMs?A. Our customers.

19 Q. And who were your customers?

20 A. People like Dell, IBM, Gateway, HP.

Q. Did you have an understanding of why they
wanted four DIMMs -- slots? I'm sorry.

A. I think some of them wanted it because it could be done, so they didn't want to give up anything, but there was a good practical reason for at least three

1 slots.

At the time, a lot of these vendors would ship a system with a base memory in one slot, they wanted to have a slot for upgrading the memory at the time of sale, and they always wanted to have one more slot for upgrading the memory in the system after the sale. They needed a three-slot requirement.

Q. So this requirement by your customers drove
part of your -- part of Intel's investigation of DRAM?
A. Yes, it did.

Q. Looking at the second alternative, DDR SDRAM, you state, "Specs did not work." Then in parentheses you have: "They have since improved but are still not showing positive margin."

What did you mean, the specs did not work?
A. When we looked at the first SDRAM proposals,
the AC timings and the way that the signals were
defined in the interfaces basically would not work in a
system.

20 One of the key issues, for example, was that 21 they had one strobe signal, which is a signal used to 22 time the data, and it would generate by one DRAM device 23 on behalf of another DRAM device and there was no way 24 in the system to manage the skew between the two 25 devices.

So there was issues like that where they just 1 2 hadn't thought out the timings very thoroughly, and we were concerned that it just wouldn't work with a lot of 3 effort we had to put in there to make them work. 4 5 Q. I see. 6 You said "AC timings." What did you mean by 7 the term? 8 Α. "AC timings" means the timings of the signals coming into and out of the device. 9 10 Ο. Does AC stand for access time? 11 AC is -- no. It stands for -- AC. I don't Α. 12 know what it stands for. Actually AC as opposed to DC, 13 which is the steady state. AC is the transient or 14 non-steady-state timings. 15 Ο. I understand. Okay. 16 Now, in your parenthetical you state that the 17 specs have improved but are still not showing positive 18 margin, and what did you mean by that? Α. We first looked at the DDR SDRAM back in 19 20 the '95-96 time frame and it was -- it was not going 21 to work then. If we fast-forward to the time frame of this memo, which is '99, they made many improvements 22 23 to fix some of the issues we identified in the earlier years, but they still hadn't fixed enough to make the 24 25 margin positive, meaning that it still wouldn't work.

It was better in the sense that the timing
 margins were less negative, meaning they were closer to
 working, but they weren't there yet.

Q. You said you considered DDR in the earlieryears. When did you start hearing about DDR?

A. Oh, we first heard about DDR in '95 when we went out to ask for options, which was one of the options we considered, the higher-speed SDRAM. One of the options was DDR.

10 Q. And this is something you heard from DRAM 11 manufacturers?

A. Yes. They claimed that they were working on this or concepts of this before that, which we weren't involved with.

Q. Now, below that you say, "Once done it would have carried us for one generation only."

Why would it have carried the industry for one generation only?

A. I believe at the time that the specs were very challenging to make work at the 200 megahertz speed, and if we spent a lot of effort and made them work at 200 megahertz, we'd basically double the performance of SDRAM from 100 to 200, but since they were so hard to make work at 100 -- actually I mean at 200, we thought scaling it beyond 200 would not work without going back

1 through and doing a major infrastructure change to the 2 system, modules, connectors, so on.

3 Now, in the last part of that sentence relating Ο. to DDR SDRAM you describe the cost to the 4 5 chipset/platform to use wider interface. 6 What were you referring to there? What we're referring to there is the same thing 7 Α. 8 I mentioned for SDRAMs. If you run into a wall where 9 the electrical performance will no longer work, you can 10 always extend the number of devices by adding some 11 buffers, so essentially you will take electrical 12 signals and break them up into multiple electrical 13 signals with less load. 14 And what I'm referring to here is that we could 15 go faster potentially with DDR SDRAM by adding some 16 buffers on the motherboard to break the signals up and 17 make the timings work. I see. 18 Ο. 19 And then in the very last part of the item 20 related to DDR SDRAM you describe that using a wider 21 interface with the chip -- with SDRAM or DDR SDRAM? Do 22 you see that? 23 Α. Yes. And what does that relate to? 24 Ο.

A. Basically it was referring to the effect of the

buffers. What we'd wind up doing is using the buffers 1 2 to create a wider memory. You know, instead of 64 bits it could be a 128-bit memory and use the buffers to 3 4 bring them down to the 64 bits that's typical for our 5 chipsets. 6 So when you talk about 64 or 128-bit memory, Ο. you're talking about the width of the data bus? 7 8 Width of the data bus, yes. Α. 9 Now, describing RDRAM, you state at the end of Ο. 10 the paragraph relating to RDRAM that it had a leader 11 that had an interest in making the platform work rather 12 than just a DRAM. 13 What were you referring to there? 14 Α. When we worked on the DRAM vendors, we found 15 across the board that they're most concerned about 16 making the DRAM devices and they were used to providing the DRAM device and the data sheet for the DRAM device, 17 18 and it was up to Intel to figure out how to use that 19 DRAM device in the system. 20 So we not only had to design the chipset, but 21 we had to design the interconnect between the chipset 22 and the DRAMs, which would be the modules and the 23 motherboards. 24 One of the attractive things of Rambus was 25 that they worried about the whole solution. They

didn't just worry about the DRAM part. They saw the channel as a critical part of the solution, and the design trade-offs were not just made for the DRAM device but the DRAM device and the channel and the chipset.

Q. Now, going back to page 3 of RX-904, the next
bullet says, "Choose a path (road map) with sufficient
lead time and communicate (spec)."

9 What does that mean?

10 A. What we wanted to be able to do was to choose a 11 path for us and the DRAM industry, and by "road map" we 12 mean not just one step, we mean several steps that we 13 can communicate so that the next step is a precursor to 14 the following step, and so on.

And we wanted to do so with sufficient lead time to allow the DRAM industry and Intel products to react. It typically takes two to four years to do something new in the DRAM industry and something similar to do something new in the chipset, depending on the amount of change.

So for us to decide what technology to use with the two to four-year lead time was pretty important to both sides of being able to implement their parts.

25 Q. Why did it take two to four years to do this

For The Record, Inc. Waldorf, Maryland (301) 870-8025 4818

1 kind of change in the DRAM industry?

A. Basically it's the latency for designs. The two-year number comes from trying to just take an existing design and trying to speed it up.

5 If you try and take, for example, an SDRAM, 6 try and speed it up from 66 megahertz to 100 megahertz, 7 you have to go back through your designs very 8 carefully and look at all the speed paths, try to 9 figure out how to make it go faster, and synchronize 10 that with one of the shrinks they would normally do 11 for a new-generation process technology, and that 12 process typically takes a couple years to get right 13 and to go not only to design but to validate and make 14 ready for volume shipments.

15 If we're doing something quite different, as 16 in the RDRAM case, it can be longer.

17 Q. So that's where the four-year number comes
18 from?

A. Yeah. And that one would be a little bit faster than four years because they had a previous technology which we were extending, but it was more complicated.

Q. When you say a previous technology you're extending, what were you referring to?

25 A. Referring to the current and base RDRAMs.

Q. And what do you mean, you were extending
 concurrent RDRAMs?

A. What we mean is that the base electrical interface, that the concurrent RDRAMs was preserved in the move to direct RDRAM. We changed the voltage from 2.5 volts to 1.8 volts, but the basic structure of the I/O didn't change.

8 And the protocol for concurrent RDRAMs and the 9 protocol for direct RDRAMs was actually quite different 10 in that in the concurrent RDRAMs there was a multiplex 11 protocol and used one set of signal lines to transfer 12 addresses and data, and in direct we actually changed 13 that to have a separate set of lines for address 14 commands and a separate set for data.

So we made some changes, but we preserved the basic electrical infrastructure.

Q. Now, when you were involved in evaluating the DRAM technologies in late 1995, were you evaluating direct RDRAM or concurrent RDRAM?

A. We were actually evaluating concurrent RDRAM.Q. And what was Intel's role in the development of

22 direct RDRAM?

A. That was our development agreement or contract
with Rambus, is our conclusion from concurrent RDRAM
was that the technology had the ability to meet our

goals, but the concurrent RDRAM didn't. So we had to 1 2 define the new technology, which turned out to be direct RDRAM, and we wanted to jointly develop it with 3 Rambus, make sure that meets the needs of the PC. 4 5 Ο. If you would turn to page 8 of RX-904. 6 The last bullet on that list says, "Proven 7 ability to transfer compatible designs." 8 Α. Yes. 9 What does that mean? Ο. 10 Α. That means that Rambus in the past with their 11 base and concurrent RDRAM technologies had worked with 12 several of the DRAM vendors in the industry and 13 successfully taken some of the designs to production. 14 There were production in Nintendo game machines and 15 several other smaller applications. 16 So our confidence they were able to do a 17 design, take it to the DRAM vendors, get through the 18 design validation was higher. 19 Q. Now, does this describe the importance of 20 the -- I'm sorry. Strike that. 21 Was Intel concerned about the ability of Rambus to relate well and work well with the DRAM 22 23 manufacturers? 24 I'm trying to think back now. At this time Α. 25 maybe we were a bit concerned about it, but I don't For The Record, Inc.

1 think it was a primary concern at all. Because the 2 experience that we had talking to DRAM vendors that had 3 used Rambus technology in the past, they spoke pretty 4 well of it. There didn't seem to be issues.

Q. Okay. Now, do you have an understanding of the meaning of the term "revolutionary" as it pertains to the DRAM industry?

8 A. I believe so, yeah.

9 Q. And what's your understanding of that term? 10 A. "Revolutionary" is a term used to differentiate 11 between evolutionary. Evolutionary typically means 12 taking the existing standard and extending it in some 13 way.

14 So SDRAM was perceived to be somewhat 15 evolutionary in that it preserved the same pins as the 16 old EDO memory but added the clock. DDR is perceived 17 to be evolutionary in that it added some strobes for 18 the data bus but preserved most of the paradigms of 19 SDRAM.

20 Revolutionary talks about wholly different 21 technologies. You know, the various versions of 22 Rambus were perceived as revolutionary because they 23 didn't look anything like previous ones. They had 24 different electricals, different protocols, and so on. 25 Other revolutionary approaches were like

SyncLink, which never made it as a standard, but it was also proposed and important to JEDEC, and it didn't look like any of the previous SDRAM or EDO devices.

Q. So your understanding at the time was that RDRAM was a revolutionary device in the memory industry?

8 A. Yes.

9 Q. Did you have an understanding of whether RDRAM 10 was chosen by Intel for nDRAM because it was 11 revolutionary?

A. It's hard to answer that yes or no. We felt that we needed something revolutionary in the sense that to try to meet the performance goals we had was going to be hard, to try to meet the performance goals and get scalability beyond that was even harder, and the real chance that we had to do that was to pick a revolutionary technology.

19 The problem with revolutionary technologies is 20 they're risky. They take a lot of work to get right 21 and time. You have to go through multiple iterations 22 typically.

23 So to kind of balance that, one of the 24 attractive things of Rambus or something like the 25 SyncLink was that they hadn't implemented parts of

1 their technology in base and concurrent RDRAM.

So we looked at this as a revolutionary technology from the point of view that we could get the benefits from it but evolutionary in the sense that we could rely on their past experience working with DRAM vendors to build the base and concurrent generations.

Q. If you would turn to page 9 of RX-904.
9 The title of this slide is Overview of
10 Contract.

What contract does this refer to?

A. This is referring to the contract we signed
with Rambus in November of '96, which started the joint
development effort of direct RDRAM.

Q. If you go to the bottom of the slide, it states, "Overall system royalties is maintained at supportable level."

18 What does that mean?

11

A. It means basically one of the concerns we had in choosing the technology that had a third-party company chassis (phonetic) with it was if we were to ship a lot of chipsets that support the technology we'd put them in a very powerful position. We wanted to just make sure we had taken care of the aspect of that compared to royalties, so one of the clauses in our

contract basically said once this technology is in
 volume, the royalties beyond 2 percent would be
 provided back to Intel.

Q. Now, if you could turn to the next page ofRX-904.

6 The second bullet on page 10 of RX-904 states, 7 "Rambus to do the majority of industry enabling." And 8 then it lists DRAM vendors, ASIC vendors, connectors, 9 clocks and testers.

10 First of all, what do you mean by "industry 11 enabling"?

A. With any technology, like Rambus, there's a whole bunch of supported technologies that are needed to make it applicable. Not only do we need DRAMs, but we need modules, connectors, channels, clocks to drive the DRAMs and testers to test the DRAMs and modules.

Q. And why was Rambus expected to do the majorityof the industry enabling?

19 Α. Because they had told us at the time we were 20 working out the deal that was their job, their role, 21 was to try and make the technology available to 22 multiple people in the industry, and they looked at 23 themselves as doing the designs with DRAM vendors, 24 providing them the means to test the designs. Thev 25 wanted to take care of the connectors and clocks as
1 well, and they would also take the controller side of 2 the design to any ASIC vendors that wanted to implement 3 this as part of the deal.

Q. Now, what does ASIC refer to?

5 Α. ASIC refers to the controller side, so Intel 6 would do the chipset for our products, but if anyone else wanted to do a controller for a different product, 7 8 they typically would go to the ASIC vendor to get the 9 device abrogated, and Rambus said that they worked with 10 ASIC vendors and they would enable them to develop RDRAM controllers that could be used by these other 11 12 vendors.

Q. Do you have an understanding of what constitutes industry enabling with respect to the DRAM manufacturers?

16 A. Yeah. Actually I think I went through that 17 before. But basically it means going out and working 18 with them to understand the limits of their technology, the benefits of their technology, trying to figure out 19 20 what you want them to do, and then working back and 21 forth to try and figure out how to get them to use the 22 technology to the best of their ability and to take 23 back issues and try and fix them elsewhere in the 24 system.

25

4

So it's a relationship where you try and take

1 your target, try to get them to build your target,

2 where they have problems building your target come back 3 and try to move your target around, so it's a 4 give-and-take relationship.

Q. Do you have an understanding what constituted industry enabling with respect to connectors and clocks?

A. More or less the same thing. Although in those cases it was much easier in that they basically wanted to know what the specifications they needed to get were and that they'd just go do it.

So in those cases it came down to writing clear, crisp what the connector needed to be, the size, the pin count, the, you know, specifications for insertions, et cetera, electrical parameters for the connector, and then let the connector vendors go away and try and implement that.

18 Likewise for the clocks, give them the 19 specification of the frequency, the drive strength, the 20 jitter, all the parameters that were important for 21 them, and then they'd go implement it.

22 Q. And what constituted industry enabling with 23 respect to testers?

A. Actually I wasn't involved as much there, so I don't know all the intricacies and details, but for the

most part it's giving them a direction in terms of what 1 2 the speeds are going to be in the future, when they're going to be important and what are the critical 3 4 parameters they needed to test to make sure they got 5 testers that are capable of doing that. 6 And why is it important that there be testers Ο. that are capable of testing DRAM? 7 8 Because the DRAMs are going to go into Α. 9 high-volume production and achieve a quality metric, 10 they have to test them, and one of the key things for a 11 high-speed interface is testing, and what we're doing 12 with Rambus was way beyond what they are currently 13 doing with SDRAM, so we knew that the testing 14 infrastructure would be different. 15 Ο. Now, if you'd turn to page 13 of RX-904. 16 And that's a slide entitled Key 17 Messages/Issues. 18 Is that like a summary slide? 19 Α. Yes. 20 The last major bullet says "technology Q. 21 development challenging." What does that refer to? 22 Α. That means after we signed the contract and 23 started to dig into some of the details beyond the 24 basics of what direct RDRAM needed to be, we saw there 25 were some issues that needed to be solved that had a

1 lot of work left to do.

2 Q. I'm sorry.

A. I was going to say it wasn't all done as wehoped.

Q. And what kind of work had you discovered youneeded to do?

7 The biggest issues turned out to be the Α. 8 packaging of direct RDRAM. The original concept 9 proposal by Rambus was something referred to as chip 10 file in which individual DRAMs could be inserted to a 11 set of rails that attached to just some pads on the 12 motherboard. And after a more thorough mechanical 13 evaluation of that approach, we didn't think it was 14 producible in high-volume manufacturing, so we had to 15 come up with a different way to package these 16 high-speed devices for the system.

17 And the other key area we found was the voltage 18 The original proposal was to try and do a level. 3.3-volt device with a 2.5-volt I/O, and after some 19 20 analysis, we concluded that the power the device 21 consumed would not be acceptable to our systems and the 22 I/O we were concerned would be too high a voltage for 23 some of our feature process technologies, so we had to 24 drop both voltages to 2.5 volts at the core and 25 1.8 volts with the I/O, and that proved somewhat

challenging because it was the first time the DRAM 1 2 vendors would have to implement a technology with the 3 low voltages. Q. Now, you're referring to two different types of 4 5 voltage, voltage for the core and then voltage for the 6 I/O. What is the difference between those two 7 8 voltages in terms of what they're used for? 9 The core voltage is what's used by the DRAM for Α. 10 the internal core device or the memory storage cells, 11 and the I/O voltage is what's used on the interface for 12 the signals that go out of the package. 13 So the core voltage is sort of the power cord Q. 14 for the DRAM? 15 Α. Yes. 16 Now, the first major bullet says "Package POR Ο. not yet established." 17 What does POR stand for? 18 It's plan of record. 19 Α. 20 And what does that mean? Q. 21 That basically means what I said earlier about Α. 22 the chip file, is that the original thought was chip 23 file would be the packaging used for direct RDRAM and we concluded that it would not work and so we needed to 24 25 find something. We had no specific plan that we were

going to be able to bet the project on at that point.
 We had work to do.

3 Q. I see.

7

25

Now, two bullets -- actually three bullets from
the bottom you state "Industry enabling less than
expected from Rambus."

What did that mean?

8 A. I'm trying to think back now.

9 You know, it's hard to state exactly what this 10 meant. What we learned over time kind of grew, but I 11 think at this point what we're referring to is the 12 design package Rambus gave to the vendors initially was 13 perceived to be a good deal. They could take this. 14 They could implement it. It was a pretty refined 15 process.

16 After we signed the deal and spent some more 17 time with the DRAM vendors and went into details, we 18 found out that the design package that Rambus provided 19 was actually pretty generic and most of the vendors 20 had to take the data from there and reimplement it 21 using their tools and technology, so it was guite a 22 bit more work on their part than we initially thought. 23 We also understood Rambus provided a lot more support to the DRAM vendors and in the way it was 24

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

played out is they were trying to support to one, maybe

1 two vendors, and the rest of the vendors would take 2 their package and they're pretty much on their own to 3 implement it.

Q. You say the package technology that was
provided to the DRAM vendors -- did you say that was
pretty generic?

7 Yes. In the sense that they took a DRAM Α. 8 technology that was a combination of several of the 9 vendors' technologies, tried -- did their design on the 10 more generic technology, and then provided a design 11 package to the vendors, allowing them to take it, 12 translate it and tailor it to their technology. 13 Because all the DRAM vendors' technologies were not the 14 same, similar but not the same.

15 Q. Okay. So when we're referring to technologies 16 with respect to DRAM vendors, what do you mean?

17 A. Process technologies.

18 Q. So their ability to make the DRAMs?

A. Well, no. I mean the actual physical process technology that they use to lay out the transistors on. The characteristics of the process technology, the speeds of the transistors, the, you know, leaks of the transistors, the capacitance of the transistors, is not all identical.

25 Q. I understand.

When I read you that bullet relating to 1 2 industry enabling, you said back in this time period 3 you're trying to understand what that meant. 4 Did this term or this phrase mean something 5 different over time? 6 Industry enabling? Α. 7 Yeah. With respect to the industry enabling Ο. 8 being less than expected from Rambus. 9 Well, "industry enabling" is a more generic Α. 10 term with this interaction. I think what this refers 11 to is, as we go back and we look at how much 12 interaction was required to do something like an EDO 13 memory, it was somewhat minimal. We just had to talk 14 about some of the key specs and agree and everyone did 15 their designs. 16 With SDRAM we did a lot more details. We had 17 to not only do the key specs, but we had to look at 18 some of the key functions and we had to actually 19 provide standard layouts for the DIMM modules. 20 As we went into the next-generation RDRAM, we 21 expected the standardization to be much more difficult 22 and require us to not only provide the standard 23 channel DIMM layouts but to provide standard modules 24 for the DRAM vendors to implement in their DRAMs in 25 the high-speed I/O_{1} and so the perception here in what

we were expecting Rambus to do was provide DRAM vendors with designs to do the high-speed interfaces and to work with them in the same way we talked about enabling in the past, which meant a fairly tight relationship, to translate whatever their generic design would be, Rambus, to the vendors' specific requirements.

8 So the bottom line is we were expecting a lot 9 more effort on Rambus' part to make those designs 10 happen in DRAM vendors as opposed to a design package 11 being given to the DRAM vendors and the DRAM vendors 12 having to do a lot of the work on their own.

13 Q. I'd like to show you a document that's been 14 marked for identification as RX-1532.

15 Can you identify this document?
16 A. Yeah.
17 Q. Is this the same Kathy Garchow who sent you an

18 e-mail earlier?

19 A. Yes.

Q. Do you know how Ms. Garchow came to the
information that she sent to you in this e-mail?
A. I'm sorry. I missed your question.

Q. Do you know how Ms. Garchow came to the
information that she sent to you in this e-mail?
A. Well, it says here it's a summary of the

one-on-one with Pete MacWilliams, so basically I 1 2 agreed to meet with her, and I think we met for a 3 couple hours, and she had lots of questions about what 4 happened in the RDRAM experience and what the timeline 5 was, what the issues were, what the benefits were. 6 She took a bunch of notes. I believe this is 7 her playing back to me what we talked about. 8 Q. I'd like to ask you a few questions about the 9 timeline that starts in the middle of the first page. 10 Now, the first bullet is Q395, and about what 11 calendar period is this referring to? 12 Α. Q3 is calendar years, so it's July through 13 September. 14 I always have some trouble with that. Sorry. Ο. 15 The third and fourth bullets state: "Up to 16 this point in time, memory vendors were strictly 17 focusing on lowering costs and increasing density. 18 Intel felt the memory vendors needed to get more 19 focused on increasing access speed." 20 Did you have an understanding, based on your 21 experience of working with the DRAM industry, of why 22 the vendors were focused on lowering costs and 23 increasing density rather than focusing on increasing 24 the access speed? 25 Α. I think over time that businesses tend to do

that. If we look back to the past thirty years, DRAM technologies advanced very quickly. The density has been the primary driver. As new process technologies come on-line, they're able to take the devices, shrink them, provide lower cost per bit, and the business model that they work on is pretty much driven by that.

7 They lived with fast page and EDO memory
8 several years just going through successive strengths
9 trying to improve the density.

Q. Would you go down to the bullet that starts January 1996. It states, "Met with Rambus and memory vendors to begin next level of engagement on RDRAM."

13 What constituted the next level of engagement 14 with the memory vendors on RDRAM?

A. Well, basically at that point, January of '96, 15 16 would be right after we made the internal decision as 17 to the direction that we thought was most promising. 18 We chose the RDRAM path. Now we had to go flesh out 19 the details and figure out if we were to redefine a new 20 standard direct RDRAM would this be something that we 21 could get accepted based on the relationship with Rambus and is this something the memory vendors can 22 23 actually build.

So we started this in January.Q. So after choosing RDRAM as the direction you

1 wanted to pursue, you went back to the industry and 2 talked to DRAM vendors about that choice?

3 A. Yes.

Q. And what were the DRAM vendors telling youabout RDRAM at the time?

A. At the time they were -- there are actually multiple accounts. There were some that were fairly enthusiastic about that; some that were more lukewarm in the sense they didn't really care, they just wanted to know which way we were going; and there were some that didn't like it.

12 Q. Now, if you turn to the next -- I'm sorry --13 just the very bottom of the first page.

14 The subbullet states: Toggle happened when 15 volume hits, the memory vendors migrate to the highest 16 volume -- I'm sorry -- migrate the highest-volume 17 memory to the new processes first, therefore giving 18 cost advantage.

Do you have an understanding of what's meant by "toggle" in that bullet?

A. Yeah.

22 Q. What does that mean?

A. What it means is the transition of volume fromone standard to the next.

25 So what we're referring to is the fact the DRAM

vendors, for operating reasons, typically will shrink their highest-volume parts first, and therefore those parts have an advantage because they get the process technologies, the best cost structures first, it's in their economic interest to do so.

6 And if you go to the statement above, we'd 7 actually changed our cost target based on the 8 discussion with Rambus to say we want to hit a 9 5 percent delta over the current high-volume technology 10 on an even technology basis, meaning the 11 same-technology-to-same-technology comparison. And we 12 believed that with the 5 percent difference, that once 13 the volume of RDRAM was high enough that the vendors 14 could start shrinking those parts first, that that 15 would overcome the 5 percent and it would become a 16 nonissue.

Q. Now, the second page of the document, at December 1996, the timeline states that Intel communicated to memory vendor that it had chosen RDRAM and signed a license with Rambus.

21 Do you see that?

22 A. Yes.

Q. The bullet below that states, "Intel made decision not" -- and "not" is all caps -- "to negotiate a contract for the memory vendors but did add

1 conditions into the contract to help the industry" and 2 then in parentheses "limit royalties."

3 What sort of contract was Intel contemplating 4 that it would negotiate for the DRAM vendors with 5 Rambus?

A. I'm not sure I can go into specifics of that, but let me tell you what the business concern was and how we responded.

9 The concern was that Intel chose a technology 10 where there was a lot of volume behind the technology 11 and that we might be putting Rambus in a very powerful 12 position with respect to their contracts in the DRAM 13 industry.

14 And so at one point there was discussion of 15 whether we needed some sort of a blanket contract or a 16 boilerplate contract that everyone could sign up to at 17 a minimum to make sure there was not a problem with 18 people signing the Rambus contract to provide Rambus 19 DRAMs. For various reasons. In the end, we chose not 20 to do that. We just put the clause in our contract to 21 effectively limit the royalties once the technology 22 went to volume.

Q. How were royalties limited once the DRAM wentinto volume?

25 A. Our contract basically said that once the

technology was in volume, royalties in excess of 2 percent on the DRAMs would come back to Intel, 3 meaning that Rambus would have no motivation to charge 4 more and we had no motivation to collect them, so I 5 think basically that effectively set them at 6 2 percent.

Q. Below -- right below that, the timeline states,
"In retrospect, this was a mistake... Rambus took
advantage of the memory vendors."

10 Was this your understanding of whether it was a 11 mistake for Intel to have not negotiated the contract 12 for memory vendors?

A. I don't recall exactly, but probably. It was a mistake in the sense that what we did didn't work. There was enough ways to get around the language in our contract to charge higher royalty rates before the technology hit volume.

We'd heard back from several DRAM vendors who were not very happy with Rambus that they charged them quite a bit more initially, and so basically that's a reflection of the fact that we heard back from DRAM vendors things that we had not intended when we put the original deal together.

24 Q. Now, what do you mean, they were charging quite 25 a bit more for royalties than 2 percent?

A. I don't know exact numbers, but they were 2 2-1/2-3 percent maybe, so they were, you know, 3 50 percent more, somewhere in that ballpark. I'm 4 guessing, but they were not specific. But when we 5 said there was a 2 percent number, they were paying 6 more.

Q. Is that what you meant by or what you understood that she meant by "Rambus took advantage of the memory vendors," that they charged more money?

10 A. That was -- that's one of the key areas. I 11 think the -- yeah, in this context that's what it was.

12 Q. I'm sorry. Were there other areas that you13 were thinking of?

A. I think, yeah, in general we heard back from the DRAM vendors many times that Rambus was taking maximum advantage of their position. They were charging higher royalties for lower volumes.

18 They were charging for validation, which we had 19 not assumed, and in fact they did stop that once we 20 found that out.

They were charging to have Rambus engineers come and help them port the design, which was not part of our arrangement, and they did stop that as well. But the idea that we didn't have some blanket agreement in terms of how Rambus would work with the

DRAM vendors to implement our DRAM standard per this 1 2 joint development agreement we perceived as a mistake. 3 We should have tried to treat this as much more of a 4 level playing field instead of trying to set one cap 5 and let the DRAM vendors individually deal with 6 Rambus. 7 In the -- next there is a bullet that says Ο. "1H97." 8 That stands for first half of '97; is that 9 right? 10 Α. Yes. Below that is a bullet that states "worked with 11 Ο. 12 DRAM vendors... die size; package technology, " and then 13 it states the first major issue with Rambus was the 14 chip file package. 15 Was this the package issue you described 16 earlier? 17 Α. Yes. 18 Below that is a second major issue and it says: Ο. 19 "Rambus said the product could be achieved with .3u 20 technology, Intel said .25u technology, and today we 21 are at .18u and still not hitting cost/die size 22 targets." 23 First of all, what does .3u mean? It's .3 micron, which is a critical dimension 24 Α. 25 that's usually used to identify process technologies. For The Record, Inc.

Waldorf, Maryland (301) 870-8025

4842

Q. What was Rambus saying when it said that the product could be achieved with a .3 micron technology? A. Well, they believed that they could design an interface, a DRAM interface, that would run at 800 megahertz in a .3 micron technology, which was the technology back in the '96 time frame.

Q. So I understand it, as the number gets smaller,8 that's a more advanced technology?

A. That's correct.

9

10 Q. What was the problem with the technology being 11 at .18 micron and the industry still not hitting its 12 cost and die size targets?

A. Basically it was just -- well, one assumption first is that when we go from .3 to .25 to .18, the dies all shrink, but because of the smaller dies and better process technologies, the speed also is assumed to increase. Historically that's always been the case.

And we were concerned here because Rambus had made the statement to us during the first part of the deal which indicated they could implement an 800-meg transfer on .3 micron technology with a 5 percent die delta and we were looking at .18 micron technology in this time frame, which would have been '99, and they still weren't hitting the 5 percent mu yield and they

1 still weren't hitting high yields at the end.

Q. The next bullet states, "Realized at this time
that the enablement would take much more effort from
Intel than originally forecasted."

5 You were describing the enablement before.6 What effort was required from Intel?

A. At this time I think the major part of the
effort was believed to be the packaging solution, the
fact that we had to move from chip file to RIMMs.

Q. Now, if you look at the second bullet under the second half of 1997, the timeline states, "Tried to get Rambus to pay for the enablement areas which we believed they signed up to support and did not."

14 And these were the enabling -- enablement areas 15 you described earlier on?

16 A. Yes.

Q. In the first half of 1998, the first bullet states that memory vendors said that they did not want to do PC133 and no lower voltages, but by the middle of '98 they become more positive on PC133.

21 What was the importance of the attitude of the 22 memory vendors toward PC133 to Intel?

A. Well, at the time we actually looked at PC133 multiple times through the years, and what this is saying is that we went out in the first part of '98 and

asked again are they interested in doing a slightly
 faster SDRAM and/or doing a lower-voltage part based on
 mobile requirements.

At the time they told us no, don't do it. They were concerned that they had already optimized their die for PC100 or 100 megahertz speeds and the yields for 133 would not be very good and the effort to redesign the dies to get the yields up to 133 would take some effort and they wanted to spend their effort doing RDRAM designs and driving cost out of the PC100.

11 Q. Well, did that attitude have an impact on 12 Intel's decision to support PC133?

A. Initially, yeah. In '98 when we asked them, we were actually looking at doing this possibly maybe for a mobile part or for a low volume -- excuse me -- a low-price-point part where we could restrict the four DIMM assumptions we talked about earlier to two or three.

So we were out there seriously asking them does this make sense, and they did not like the idea of lower voltage and/or higher speed because of the need to do a new design.

Q. I think we described -- we talked a little bit about the four DIMMs and what the importance of that was to your customers.

What was the impact of having multiple DIMMs or having four DIMMs rather than three or two on the DRAM designs?

A. On the DRAM designs it didn't have much of a
direct impact. On the I/O interfaces on the DRAMs it
would.

If you look at the I/O interfaces between the 7 8 chipset and the DRAMs, you have a connection in the 9 motherboard and some stubs that go off in the various 10 modules, and all the interconnect board and the 11 subsystem modules creates some timing loss, so as you 12 increase the number of modules and the number of loads, 13 you have more timing loss. If you want to run higher 14 speeds, you have to have less modules for a given point 15 in time or technology.

16 So the design of the DRAM to a 133 would not 17 change dramatically, but the design of the system to 18 use the 133 would have to.

19 Q. I see.

20 You used the word "stubs." Is that a 21 specialized term?

A. Actually it's a pretty standard term in the electrical area. A stub refers to the fact that the line does not have a start point, the driver, and the endpoint, the receiver, but it actually has multiple

receivers, and the receivers have little visual stubs. 1 2 So you can envision a chipset has a line going 3 all the way down through this array of DIMMs and each 4 DIMM connector at the connection of that line goes up. 5 Those connections are maybe one to several inches 6 depending on the signal and they represent stubs 7 (indicating). Electricals are very difficult to manage 8 at high speeds.

9 Q. And the next bullet states, "Worked out 10 packaging and I/O voltage issues, but cost target 11 remained a major concern."

You described the I/O voltage issues previously
I think; correct?

14 A. Yes.

Q. In the second to last bullet for the first half of '98, the timeline states, "Architecturally the costs were not comparable: four independent banks in SDRAM versus 16 dependent banks in RDRAM... overhead due to the redundancy cost and the interface."

20 What's the importance of the number of banks to 21 the cost of the DRAM?

A. Well, in this case -- let me go back one step
and just supply what happened to create 16 banks.
One of the key issues was to create with RDRAM

25 was the amount of bandwidth we need into the core of

1 the DRAM device was much higher than what they were 2 doing with SDRAMs. So we couldn't just take an SDRAM 3 core and use it.

Rambus came up with a technique to use the same
basic core, turn it on its side, and the result of that
was we got 16 dependent banks, "dependent" meaning one
bank would have actually shared some of the circuitry
with adjacent banks.

9 So in the SDRAM the four banks are completely 10 independent and can be accessed independently. In the 11 dependent bank case, we'd actually have to restrict the 12 accesses so we'd never access adjacent banks.

13 And at the time we made a decision to go with 14 independent banks, the comparison that Rambus and the 15 DRAM vendors provided us showed little to no overhead. 16 And as they actually implemented it and they started 17 adding redundancy, which is a technique in DRAMs to add extra storage cells and then in a test if they have bad 18 19 cells they can actually swap out good ones for bad ones 20 and they can save the die as opposed to throwing it 21 away, when they started adding redundancy, the core 22 sizes started growing.

The importance of banks in redundancy is each bank needs more redundancy structure, so because we have more banks, the amount of redundancy needed to get

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

4848

the same amount of coverage for manufacturing was higher and the result of that was, you know, much larger core size in fact than when we did the original analysis back in '97.

Q. You referred to swapping redundancy and
swapping out bad DRAMs. Is that used -- does that use
fuses in any of the DRAM --

8 A. Yes, it was.

9 Q. Why was the cost target a major concern at this 10 point in the first half of '98?

11 A. From our point of view, we couldn't really 12 affect how DRAMs are priced because that's an issue 13 between the customer and the DRAM vendors, but the one 14 thing we could have a lot of effect on is what the 15 basic cost structure was.

16 It was pretty important for us to try and keep 17 the cost structure of the new technology with the 18 original goal was the same as SDRAM, and I think we moved it to the 5 percent number after working with the 19 20 vendors and Rambus, but we wanted to keep it very, very 21 close so that the DRAM vendors had the flexibility to 22 price the DRAMs in the same ballpark as the existing 23 volume DRAMs without losing money.

24 We wanted them to basically make the same 25 amount of margin on these devices or more than they had

1 in the previous devices.

2 Why was that important to Intel? Ο. I think it was important to Intel because for 3 Α. the -- for the DRAM vendor to be motivated to build a 4 5 new technology, they had to see a way to make money at 6 it. And if new technology costs a lot more money and 7 they couldn't sell it for a large premium so they can 8 make up the cost difference, they wouldn't make money. 9 And if they couldn't sell the new technology at a cost 10 pretty close to the old technology once it got in 11 volume, we couldn't see how the market would 12 transition. 13 In the second half of '98 the timeline states, Ο. 14 "First saw product in June." 15 What does that refer to? 16 It means the first samples, the first RDRAMs Α. 17 showed up in June. And the third bullet of the second half of '98 18 Ο. 19 states: Set up good process to make technology work 20 but did not focus enough on how to break it. 21 What does that mean? 22 Α. That refers to our own development process. If you look at the bullet above -- or actually 23 the last bullet in the first half of '98, it says we 24 25 built three test chips, two test boards, did thermal

and electrical analysis. And I think part of the
 problem of trying to do three test chips, two test
 boards is we had limited resources.

4 We got to the point in each one where we were 5 able to make the key things work, but we didn't have 6 the time or resources to go in and try to figure out 7 how those things would break, so trying to apply all 8 the boundary conditions, do all what we call 9 margining, where we vary the voltage, vary the 10 timings, try to create all the worst-case conditions 11 that the technology is likely to see over its life and 12 try to figure out where its weaknesses are and go fix 13 those.

14 We didn't do enough of that.

Q. Two bullets below that it states, "Electrical side created several issues which were found late in the process."

18 What did you mean by that -- what was your 19 understanding of what "electrical side" means? 20 It means that the -- you know, actually later Α. 21 in '99 we had several issues we uncovered with the 22 channel itself, so the silicon of the controller and 23 the DRAMs were okay, but we found some of those boundary cases on the channel which weren't okay. And 24 25 we had errors that would show up like once every few

1 days or once a week that we'd have to capture, track
2 down and fix.

3 Q. Now, you referred to a channel. What is a 4 channel?

5 A. The channel is the connection between the 6 chipset and the DRAMs. It's the physical traces on the 7 motherboard and the modules.

8 Q. Sometimes is that called a bus as well 9 sometimes?

10 A. Yes.

11 Q. And what did "late in the process" mean?

A. It means that we expected these things to have been sorted out way back in the time where we had test chips or even before we had our direct RDRAM and that Rambus had experience with this channel in previous generations and we were actually surprised to find issues popping up in '99 that were still related to the channel.

Q. What was the effect of the electrical issues onthe adoption of RDRAM by the industry?

A. Actually, it was pretty significant. We had to delay the launch of our first product twice because of these electrical issues. The first target was I believe June '99 and we had a whole bunch of them that we found in the first part of '99 which caused us to

delay that until October. And then just before the
 launch in October we found one more which caused us to
 delay to November.

The DRAM vendors were preparing for launches 4 5 and had built a lot of RDRAMs for the June launch 6 before we found the problems and were left holding a 7 lot of RDRAMs, and having built a bunch assuming the 8 October launch wasn't as big of a problem then because 9 we did launch it in November, so there was a month 10 delay, but the first one was a pretty big deal to some of the vendors. 11 12 Ο. You referred to the first product. What was 13 the name of that product? 14 Α. The first product was the 820. Was that also sometimes known as Camino? 15 Ο. 16 Α. Yes. 17 There's a note below that bullet describing: Q. 18 What we believed the agreement between Intel and Rambus 19 was regard bringing the product to market. 20 Do you understand who the "we" was in that 21 sentence? 22 Α. I'm sorry. Oh, okay. 23 The "we" here is Intel. I'm sorry? 24 0. 25 Α. Is Intel.

Q. Below that is a subbullet stating, quote, 1 2 "Rambus focus: Modules, RACs (interface to chipset) 3 and working with memory supplies/channel." What was your understanding of Rambus' 4 responsibilities regarding the implementation of 5 6 RDRAM? Well, actually -- first of all, what is a RAC? 7 8 Α. A RAC is the interface in the chipset to the 9 RDRAM channel. 10 Ο. Below that is a statement: "The only thing that Rambus did well was the RAC." 11 12 What was your understanding as of November 13 of '97 of Rambus' performance in the implementation of 14 RDRAM? 15 Α. As of November '97? 16 Q. Yes. This is a comment back in '98. 17 Α. I'm sorry. Actually in November of '99. 18 Q. Okay. Well, let me address this comment. I 19 Α. 20 think, you know, we were very pleased with the way they 21 worked with Intel in doing RAC designs for our They did designs. Our engineers worked with 22 chipsets. 23 their engineers and the designs were very good. We had 24 no issues, no complaints. It was a very good 25 experience.

The concern part here was the memory suppliers, 1 2 at least many of them were coming back to us with issues of one form or another. I think we went through 3 some of those earlier. The channel. We found a lot of 4 5 issues in the channel that we thought were already 6 wrung out but led to the delays in our product. We had 7 not spent a lot of energy on that, actually largely 8 because we thought that was already done.

9 And the other comment in this line was modules. 10 We were assuming that -- Rambus had acknowledged at one 11 time that they were going to implement the RIMM modules 12 needed for the direct RDRAMs, and I'm not sure exactly 13 when, I think it was late '98, we concluded that it 14 wasn't going to happen, that the designs they did were 15 coming too slow, they needed too much work, they 16 weren't going to meet production and we were not 17 confident on that, so we actually gathered up a team and did them ourselves. 18

19 Q. Did the --

20 A. Did the RIMM modules.

21 Q. RIMM is what?

A. I'm not sure if it means anything. RIMM is a term used to talk about the memory module the RDRAMs sit on and that unit plugs into the connector.

25 Q. So it's like a DIMM for SDRAM?

1 A. Like a DIMM for SDRAMs, yes. 2 MR. DAVIS: Could we take a break in the next 3 10-15 minutes? JUDGE McGUIRE: Sure. We'll take off for ten 4 5 minutes. 6 I want to inquire, are you going to go through each and every line on this document and ask him his 7 8 understanding on it? 9 MR. DAVIS: No. 10 JUDGE McGUIRE: Because I'm a little concerned 11 on where we're going with this. 12 All right. Let's take a break. We'll be back 13 in ten minutes. 14 (Recess) 15 JUDGE McGUIRE: Mr. Davis, you may proceed with 16 your inquiry of the witness. 17 MR. DAVIS: Thank you, Your Honor. 18 BY MR. DAVIS: 19 Q. Now, just turning back to the first page of 20 RX-1532, do you see the statement "three key learning 21 areas" that's right beneath the summary? 22 Α. Yes. 23 Q. What was your understanding of the business 24 aspect, that business aspect of the key learning 25 areas?

A. Our perception when we started to deal with Rambus was that memory vendors were doing multiple DRAM technologies that they'd licensed from Rambus. There are NREs to do the technologies and then royalty agreements beyond the NREs.

6 And one of the items we discussed with Rambus 7 up front and we believed they were motivated to do was 8 to get out of the mode of turning the technologies 9 charging NREs for each new type and to get into the 10 mode of making their money based on royalties.

11 So our belief was that their motivation would 12 be to try and see RDRAMs go into high-volume 13 manufacturing and to make their money on royalties and 14 to provide a valuable service to the DRAM industry to 15 do so.

16 MR. DAVIS: And I actually don't know if my 17 mike is working at this point.

18 JUDGE McGUIRE: Well, I can hear you.

Are you having any trouble over there hearinghim from the opposing side?

21 MR. DAVIS: I'll just keep on moving closer and 22 closer.

23 JUDGE McGUIRE: All right.

BY MR. DAVIS:

25 Q. What is key learning areas, what does that term

1 mean?

2 It means what we took away from the experience Α. 3 and we were wanting to apply to the next time we do 4 something like this. 5 MR. DAVIS: I see. 6 I move to admit RX-1532. 7 JUDGE McGUIRE: Objection? 8 MR. STONE: No objection, Your Honor. 9 JUDGE McGUIRE: Entered. 10 (RX Exhibit Number 1532 was admitted into 11 evidence.) 12 BY MR. DAVIS: 13 We spoke earlier about PC133? Q. 14 Α. Yes. What is PC133 SDRAM? 15 Ο. 16 It's basically SDRAM sped up to 133 megahertz. Α. When the contract was signed between Intel and 17 Q. Rambus at the end of 1996, did you foresee that Intel 18 19 chipsets for personal computers would use PC133 SDRAM? 20 At the time it wasn't our plan. We saw no Α. 21 reason. We wouldn't preclude it per se, but we didn't 22 plan to do it, no. And why not? 23 Q. 24 Well, because it's most efficient to focus on Α. 25 one memory technology and put all the energy behind

making that one efficient, standard and at the lowest cost possible, and because of the four-DIMM constraint we had for a lot of our products, we thought, after PC100, moving to direct RDRAM would be the most efficient way to use our resources and that of the DRAM vendors.

Q. Did Intel eventually start to use PC133 SDRAM8 with its chipsets?

9 A. Yes.

10 Q. And do you have an understanding of why Intel 11 began using PC133 with its chipsets?

A. It was a combination of things and one of the
key ones was our customers were asking us to do it.
And I think the motivations behind that were

15 fundamental in twofold.

First, the four-DIMM constraint that I talked about earlier had gone away because the model for how PCs were shipped was no longer the same in that a lot of people were selling PCs directly to end users that didn't need multiple memory upgrades, two DIMMs was quite fine.

22 Coupled with the fact that the RDRAM prices 23 were prohibitively high for it to be a waterfall 24 throughout the entire product line, so they wanted to 25 have something faster than the PC100, but they couldn't

1 afford to use the direct Rambus.

2 Q. I'd like to show you a document that's been 3 marked for identification as CX-2527.

And this is an e-mail March 18, 1999 from Will Swope to a number of people, including you; is that correct?

7 A. Yes.

8 Q. Who is Will Swope?

9 Will Swope has worked at Intel for quite a few Α. 10 years. At this time I'm not exactly sure his official 11 job, but I believe at this time he was asked to come 12 in and take a look at the RDRAM program, try and 13 figure out from a more strategic point of view if this 14 is the right thing for Intel to be doing, should we be 15 looking into other things, and basically as an 16 outsider come into the program and give us a -- his 17 assessment.

18 Q. So then would you turn to the second page.19 A. Yeah.

20 Q. It says "Minutes/AR Assignments from RDRAM 21 Review."

Is that the review you're referring to? A. It was one of them. Yes. He had multiple meetings and a couple of reviews at that point. I think this is one of the meetings.

Q. And at the time that these meetings occurred,
 was Intel's chipset design geared to work solely with
 RDRAM?

A. Actually on multiple chipsets. In this time
frame we had SDRAM chipsets that supported up to PC100
and we had RDRAM chipsets, both.

Q. And then going forward, were you planning for personal computers to continue to use PC100 as well as RDRAM?

10 A. We assumed we'd use PC100 for a few more years 11 in the low-end segments, but we assumed for the most 12 part that those applications would use existing 13 chipsets in multiple operations, so our new chipset 14 designs were focused on RDRAM.

Q. Now, did that turn out to be an issue for Intel, that the higher-end, newer chipsets worked solely with RDRAM?

A. Yeah. Yes, it did. In that the higher-end chipsets that work with RDRAM we assumed that within a year they would move down to lower price points in the same way the PC100 was going to take the chipsets of '98 and move down to lower price points.

23 So the fact that we saw a limited supply and a 24 fairly high price for RDRAM made us very concerned that 25 those higher-end chipsets could indeed come down to the
1 lower price points a year later.

2 Q. Now, in this -- in the summary of these minutes, Mr. Swope says that most aspects of the Rambus 3 transition have been more difficult than we 4 5 anticipated, and he described that. 6 Then he says, "To that end, we believe that a 7 strategy that puts our chipset and value processor line 8 dependent solely on Rambus is no longer viable." 9 Was Intel planning on putting its chipset and 10 processor value line dependent solely on Rambus? 11 Α. Over a period of time, yeah. 12 At the time, we had a product which we 13 referred to here as Mobile Timna. And this product 14 was an integration which included the chipset, the 15 graphics and the CPU in one device. And due to a lot 16 of benefits of RDRAM technology, low pin count and 17 high performance, I think it was believed that it would be an ideal technology for creating that 18 19 product. 20 Basically the substance of the cost that we had 21 back in the '96 time frame, we thought that after RDRAM

had been in production for a year or so that it had the ability to come down in price and be competitive with SDRAM, and therefore we chose the RDRAM technology to use on the Timna product which we believed would be the

vast majority of the low-end products and therefore we 1 2 were putting our own neck at risk there. 3 And Mobile Timna worked solely with RDRAM; is Ο. 4 that accurate? 5 Say again? Α. 6 Mobile Timna worked only with RDRAM? Ο. 7 Yes. That's correct. The processor itself. Α. 8 Now, we did design a translator MTH which took 9 the -- we designed a memory translator or an MTH which 10 connected the RDRAM channel from the Mobile Timna to 11 SDRAMs, so it was a bridge to use the old 12 technologies. 13 And that's a mobile -- I'm sorry -- the MTH --Ο. 14 Α. Yes. 15 Q. -- is described below here. Is that accurate? 16 It says, "The MTH II is late." 17 A. Actually MTH II was a second generation of that 18 product. The first MTH supported only PC100 and the 19 MTH II was going to support PC133 as well. And that's 20 the one they're referring to as being late. 21 Q. Now, was the MTH ever used with Intel 22 processors and chipsets? 23 Α. Yes. Were you involved in this RDRAM review? Do you 24 Ο. 25 recall?

1 A. Yes.

2 MR. DAVIS: I move to admit CX-2527. 3 MR. STONE: No objection. JUDGE McGUIRE: Entered. 4 5 (CX Exhibit Number 2527 was admitted into 6 evidence.) 7 BY MR. DAVIS: 8 Did Intel begin considering at some point what Q. 9 RDRAMs -- or what DRAM technologies should come after 10 RDRAM, direct RDRAM? 11 Α. Yes. 12 Ο. Were you involved in that consideration? 13 Α. Yes. 14 Ο. I'd like to show you what's been marked for 15 identification as CX-2519. 16 At the top of the page it says "Memory MRC." What does MRC stand for? 17 18 It's management review committee. Α. And what is that? 19 Ο. 20 MRC is typically a group of people that meet Α. 21 regularly to review a program and give it some basic direction or review direction, where we're headed. 22 23 Were you involved in this memory MRC? Q. 24 Α. Yes. What was your role? 25 Q.

1 Α. I was the coordinator of it. 2 If you look at the agenda on the first page, it Ο. 3 starts with Timna memory decision. 4 Where you describe Timna as mobile, is that the 5 same thing as --6 Α. Yes. They're the same thing? 7 Q. 8 Α. The same things. 9 What was the memory decision? Ο. 10 Α. I'm trying to -- there was actually a couple --11 I'm trying to think of the time frame. I think in 12 the '98 time frame the decision was whether or not to 13 make the commitment to RDRAM based on Timna. 14 Q. If you'd turn to page 7 of CX-2519, it says, 15 "Why renegotiate contract?" 16 Do you see that? 17 Α. Yes. 18 Do you know what contract this is referring Q. 19 to? 20 Yes. Α. 21 And what contract is it referring to? Ο. I think it's the November '96 contract we had 22 Α. 23 with Rambus. 24 And then it says "environmentals." 0. What does "environmentals" mean? 25

It describes what the situation was at the 1 Α. 2 time. 3 The first bullet underneath that says, "Direct Ο. 4 RDRAM ramp has high risk." 5 Did you believe that direct RDRAM ramp had high 6 risk at the time? 7 Α. Yeah. And what was the cause of that risk?

9 Well, yeah, it lists it pretty much here what Α. 10 we thought at the time, the first point being that we 11 were hearing a lot back from DRAM vendors and others in 12 the industry about Rambus and the business interface or 13 dealings that happened with Rambus and that it was not 14 very positive. It was pretty much anti-Rambus, as this 15 statement says.

8

Ο.

16 There was some concern about the Asian currency 17 crisis. That came and went.

18 And there was a concern that we had planned a 19 very aggressive ramp for our first chipset Camino and 20 that the DRAM industry's ability to build enough of our 21 DRAMs at a reasonable price to meet that ramp was not 22 clear.

23 Q. Now, earlier you described some of the issues relating to the DRAM vendors' attitudes towards RDRAM 24 25 relating to royalties.

As of March of '98, were there additional
 concerns being voiced to Intel about the relationship
 between the memory manufacturers and Rambus?

A. Yeah. I think royalties was one of the main
issues they brought up, but there was other issues
regarding IP and the flexibility that they had to use
Rambus technologies in other parts of the product line,
what they I guess would refer to as noncompatible
products.

10 So actually to step back for a second, it was 11 fairly rigid what was being asked Rambus willing to 12 license their IP for use with direct RDRAM only that 13 met the direct RDRAM specs at least.

So anything that was direct RDRAM that didn't quite meet the specs for any derivative products that weren't quite like our direct RDRAM is were precluded from that deal.

18 The memory vendors historically are used to 19 doing that in that they could take out-of-spec parts 20 and/or do derivative parts, and they work with their 21 customers to figure out what they want, what they're 22 willing to accept, and they can do business on that basis. And some of them were -- some of them came back 23 to us and said that that was a real problem, that they 24 25 couldn't do business that way.

Q. And what was the problem that they were 1 describing? 2 3 Α. The DRAM vendors? 4 Ο. Yeah. 5 Α. That they couldn't take the Rambus technology 6 and either sell out-of-spec parts where OEMs had applications that could use them and/or do derivative 7 8 parts that didn't exactly meet the direct RDRAM 9 specifications. 10 Q. And what are out-of-spec parts? 11 Out-of-spec parts would be parts that do not Α. 12 meet the data sheet published by Rambus. 13 And there were people who would want to buy Q. 14 those out-of-spec parts? 15 Α. Yes. 16 If you go to the next page, it has the title Q. What Intel Wants. And the third bullet under the 17 18 contract items is: Intel gets the rights to use IP in 19 competing memory interface. 20 Do you see that? 21 Yes. Α. 22 Q. Do you have an understanding of what IP is 23 being referred to here? 24 Α. Yes. 25 Ο. What is that?

1 A. It's the Rambus IP.

2 Q. Did you have an understanding of what 3 "competing interfaces" meant?

A. It meant interfaces other than the RDRAM5 interface, direct RDRAM interface.

Q. Did you have an understanding of why Intel
wanted to get rights to Rambus' IP for competing
interfaces?

9 I think that was part of a bigger concern we Α. 10 had, that in working closely with Rambus there was a 11 lot of their IP that was becoming known to a lot of 12 engineers at Intel and we were very concerned they were 13 going to start using this IP probably inadvertently in 14 many cases in other parts of the product line and we 15 wanted to try and create a situation where we would not 16 have IP issues in the future.

17 It wasn't an intent to use anything at that 18 point, but we didn't want to have issues in the 19 future. We wanted to deal with them right then and 20 there.

21 Q. Do you have an understanding of when Intel 22 started thinking about using alternative DRAMs to 23 replace RDRAM?

A. To replace --

25 Q. To follow on?

"Follow on" is a little bit better word there 1 Α. 2 in the sense that, you know, from day one we assumed 3 that to be the case. We were looking in '95 for what the best technology is for the next step and we 4 5 assumed that after direct RDRAM and its five-year 6 window that we'd do the process again, we'd talk to Rambus I'm sure, we'd talk to vendors in the industry 7 8 and we'd make a decision then. There was no 9 quarantees that it would be a next-generation Rambus 10 solution. It would be whatever the industry chose to 11 make it.

12 Q. Do you have an understanding of when that13 understanding was passed to Rambus?

A. I thought it was pretty much up front. You know, they knew going into the deal that the way we executed the direct RDRAM program, the way the industry perceived the direct RDRAM program, would be key to them being part of the next generation.

19 Q. You're saying that the way the industry 20 perceived Rambus would be key to Rambus being part of 21 the next generation?

A. That's correct.

23 Q. What did you mean by the way the industry 24 perceived Rambus?

A. Well, you know, from our point of view, the

way that the development was set up is we viewed 1 2 Rambus as providing many of the enabling capabilities 3 that we provided back in the PC100 days, and if done correctly, they would not only provide designs to the 4 5 industry, they would provide validation support, 6 they'd help vendors get to market more quickly with compatible parts, and as a result, vendors would 7 8 actually do better and make more money and would 9 appreciate having a third party take on a lot of the 10 responsibility of solving the

11 compatibility/interoperability issues that they had to
12 struggle through in the past.

So what we had hoped for and what we had worked for actually in the first few years of this deal was to try and make Rambus a value-added part of this whole industry infrastructure, DRAM vendors to build DRAMs, Intel to build chipsets, and Rambus provides all of the glue to make the enabling pieces work and therefore they would be perceived as valuable.

Q. And you've been discussing the relationship
between R -- between Rambus and the DRAM manufacturers.
Did you or any of your colleagues at Intel ever
discuss with Rambus the relationship between Rambus and
the DRAM manufacturers?

25 A. Many times.

And what were those discussions about? 1 Q. 2 Basically we were relaying the messages we Α. 3 were hearing back from the DRAM industry. We were asking, you know, what Rambus was going to do to fix 4 5 this, because it was our belief that unless they could 6 fix the issues they have with other people in the 7 industry, unless they could be perceived as a 8 value-added part of the enabling process, that RDRAM 9 would be very difficult and beyond RDRAM wouldn't be 10 possible. 11 Now, who at Rambus were these discussions held Ο. 12 with? 13 They were held with Bill Davidow, Geoff Tate, Α. 14 Dave Mooring, Al Roberts. 15 Ο. Who is Bill Davidow? 16 Chairman of the board. Α. Who is Geoff Tate? 17 Q. The CEO. 18 Α. 19 And did you mention Dave Mooring? Ο. 20 Dave Mooring. Α. 21 And who is he? Ο. 22 Α. He's a vice president. He's had several 23 different jobs but generally been a vice president. I 24 think he's now the president. 25 O. And who is Al Roberts?

A. He was the vice president of engineering during
 the early part of the engagement.

Q. And what were the responses of these people from Rambus to the conversations that you or people at Intel had regarding the relationship between Rambus and the DRAM manufacturers?

A. In most cases they were very concerned about it
and they acknowledged a lot of the issues and wanted to
fix them.

I think some of the responses were also in the nature that they couldn't do anything to fix them, they didn't have -- they were concerned about how much resources and money they had to actually go out and do some of the things they needed to do in order to fix these.

So it was kind of they understood some of the issues, they seemed to be sensitive to the fact that they needed to fix some of them. We didn't see much action in many cases. What actions we did see didn't do much to fix the issues.

21 Q. What sort of actions did you see?

A. At one point they actually went out and --well, let me step back a second.

24 Some of the nuisance issues like charging25 people to go provide design help, like charging for

validation services, they just -- once we pointed out 1 2 there was an issue, they just stopped doing that. 3 Providing some incentives for the DRAM vendors 4 to ramp, there was a time when they were talking about 5 providing them some warrants and some value actually 6 being first to market where they could actually get 7 Rambus stock and make some money. 8 Did you say warrants? Ο. 9 Warrants. Warrants in Rambus stock. Α. 10 Q. I see. 11 They did do some of that. Α. 12 Q. But you said there were instances when you also 13 didn't see an effort relating to --14 Α. Yeah. Well, at the end, the DRAM vendors still 15 were telling us that there was a problem. They somehow 16 weren't able to take the step to get the DRAM vendors 17 to perceive them as a key part of the value added to 18 the industry. 19 I'd like to show you what's been marked for Ο. 20 identification as CX-2521. 21 This is a letter from -- to Pat Gelsinger from 22 Yoon-woo Lee. 23 Who is Pat Gelsinger? 24 Pat Gelsinger is a vice president of Intel and Α. 25 during the early part of the RDRAM program he was For The Record, Inc. Waldorf, Maryland

(301) 870-8025

1 actually the sponsor. He's now the corporate

2 technology officer.

3 Q. You said he was the sponsor?

4 A. Yes.

5 Q. Of what?

6 A. The Rambus sponsor. He's the executive sponsor 7 at Intel.

8 Q. And what does that mean at Intel?

9 A. That means he's the vice president who's in 10 charge of this program. It was initially signed by 11 Carl Everett. He was Intel's executive sponsor, but he 12 left Intel about a month or two after the program, 13 after the contract was signed, and Pat picked up the 14 responsibility.

Q. And do you know who Yoon-woo Lee was?A. Yes.

17 Q. And who was that?

A. I believe he's the CEO of Samsung. He's the one responsible for the DRAM business and more, but our dealings with him have been in respect to the DRAM business.

Q. Now, if you look at this, the first paragraph of this letter -- the one below "How are you doing?" -the last sentence reads: Unfortunately, we are seeing some difficulties relating to the Rambus program as

1 described below.

Do you recall Samsung being one of the DRAM manufacturers having difficulties with the RDRAM program in the fall of 1998?

5 A. Yep.

Q. Did the fact that Samsung was describing
difficulties in the relationship with Rambus concern
8 you?

9 A. Yes.

10 Q. Why?

11 A. Because Samsung was one of the most aggressive 12 suppliers of new memory technologies and we worked with 13 them quite extensively in the SDRAM generation and were 14 working with them in the RDRAM generation.

Q. Do you recall the types of difficulties thatSamsung was having with RDRAM in the fall of 1998?

17 MR. STONE: I would object that the question as 18 framed calls for this witness to testify as to facts of 19 what was going on at Samsung. I think all he can 20 testify to is his understanding based on what Samsung 21 told him.

JUDGE McGUIRE: Sustained as to that.BY MR. DAVIS:

Q. Could you describe your understanding of thedifficulties that Samsung was having with the RDRAM

1 program in the fall of 1998.

A. Yeah. Back in '98, I think they're one of the people that were telling us that they were concerned about the restrictions that they had. They wanted to be able to sell the out-of-spec devices and do derivative products.

7 They were concerned about the amount of 8 royalties they'd be paying in the long haul as they're 9 a very large volume supplier of memories and expect to 10 be a very large supplier of RDRAMs and saw no real 11 motivation to increase their volumes because the 12 royalty structure was pretty flat and they wanted to 13 see that somehow change.

14 They were also concerned that they were 15 spending a lot of their resources and energy making the 16 RDRAM implementations work. They weren't getting as 17 much help from Rambus as we'd thought, and as such they 18 thought, you know, they should be somehow compensated 19 in the whole process or amount of effort they were 20 putting in.

Q. The first paragraph -- sorry -- the last paragraph at the bottom of page 1 describes an issue with the Rambus validation program.

Is that what you were referring to relating to trying to sell out-of-spec parts?

1 A. Let me read this.

2 Q. Sure.

A. Which sentence are you referring to?
Q. It's really the second sentence of that
paragraph.

```
6 A. Yes.
```

Q. Now, if you go to the second page of CX-2521,
in the second to last paragraph of that page, it says,
"Nowadays, there are some difficulties in investment of
back-end equipment for RDRAM production to support
stable supply of RDRAMs to our customers."

Do you understand what that's referring to?A. Yes.

14 O. What is that referring to?

A. Well, the belief at this point from Rambus -excuse me -- from Samsung was that they needed to buy quite a few testers to test the RDRAM products in the volumes that we projected.

Q. Was there difficulty obtaining testers, to yourunderstanding?

21 A. I think obtaining the testers wasn't as big an 22 issue as paying for the testers.

23 Q. What do you mean by that?

A. Well, coming up with money to pay for thetesters and timing their purchase of the testers to the

exact ramp. They didn't want to buy the testers too 1 2 early because they'd have them sitting around depreciating. They didn't want to buy them too late 3 4 because they wouldn't be able to ramp the volume. And 5 they were also concerned with just the magnitude of the 6 amount of money they'd have to spend on testers and the ROI associated with that and whether it made sense to 7 8 build that much RDRAM initially.

9 Q. Do you have an understanding of how much money 10 they would have to pay for testers at this time?

A. I probably did at the time, but I don't recall.
Q. Did you have an understanding of how much the
testers cost themselves?

A. I don't recall the exact number, but it was -it was in the \$5 million range. You know, it wasn't hundreds of thousands and it wasn't hundreds of millions. It was in the \$5 million range.

18 Q. And did you have an understanding of about how 19 many testers Samsung thought would be required to 20 produce the RDRAM?

21 A. Not exactly, no.

22 Q. Do you have an understanding of the general 23 area?

A. Well, it was more than one, so maybe to expand a little bit on that, I think the understanding we went

1 into the project with was that the vast majority of the 2 RDRAM tests could be done on the existing testers and a 3 very short test for the high-speed interface only would 4 be done on the new high-speed testers. Therefore, the 5 amount of volume you could ship with a new tester would 6 be very large.

7 In practice, the DRAM vendors didn't do that. 8 That was okay for low-volume production, but for 9 high-volume production they wanted a production tester 10 that could do the whole test, high speed and the rest 11 of the DRAM core. And that led to this need to buy 12 more testers, so this was changed.

Q. Did you have an understanding of why the DRAM vendors wanted to use the tester to test the entire DRAM?

A. It was just -- it was how their manufacturing model went. They wanted to have one tester to do everything. You know, as to why in their model it didn't work, I don't have a lot of details.

20 MR. DAVIS: I'd like to move CX-2521 into 21 evidence.

22 MR. STONE: No objection.

23 JUDGE McGUIRE: Entered.

24 (CX Exhibit Number 2521 was admitted into 25 evidence.)

1

BY MR. DAVIS:

2 Q. One of the technologies that Intel considered 3 for nDRAM was the DDR SDRAM in 1995 and '96; is that 4 right?

5 A. That's right.

Q. But at the time you didn't think that DDR would work; is that accurate?

8 A. That's correct.

9 Q. Did there come a time when Intel began 10 reconsidering DDR at least for servers?

11 A. Yes.

12 Q. And why was Intel starting to consider DDR for 13 servers?

14 Well, two things happened. One, DDR itself was Α. 15 maturing, so when we looked at it back in the 1996 time 16 frame, it didn't look like it would work with -- you 17 know, you can make most anything work if you spend 18 enough energy and time on it. So if we fast-forward in 19 time to more of the 1998-1999 time frame, the industry 20 had done a lot of work on DDR addressing the issues we 21 saw back in 1996.

22 Coupled now with the server requirements were 23 very different in desktop. Desktop, because they want 24 to have very small minimum memory required high 25 bandwidth out of memory devices. We wanted to get full

1 performance in the minimum size memory.

2 In the case of servers, they're different. 3 They typically have very large memory subsystems and 4 they can get bandwidth without having high bandwidth at 5 the device, so they can use many devices in parallel, 6 wide data paths. You know, memory size isn't an issue. 7 Cost is less an issue. 8 So we perceived they'd keep using SDRAM for 9 quite some time and just use wider interfaces. 10 They were looking for an evolution of SDRAM and 11 DDR looks pretty good from that point of view. 12 Ο. Do you have an understanding of why the server

12 Q. Do you have an understanding of why the server 13 manufacturers were looking for an evolution from 14 SDRAM?

15 A. They were just looking for a way to get more 16 performance, and you know, they can grow the number of 17 channels to some extent, but at some point they wanted 18 faster memories.

Q. I'd like to show you what's been marked for
 identification as CX-2529.

The top e-mail is an e-mail from John Miner to, among other people, you on May 29 -- wait -- May 27, 1999?

24 A. Yes.

25 Q. And below that is an e-mail from Paul Close to,

1 among other people, you on May 26, 1999.

2 A. Yes.

6

3 Q. Who is John Miner?

A. At the time John Miner was the VP in charge ofthe server product group at Intel.

Q. And then who is Paul Close?

A. Paul Close was in the server product group and
at the time he was looking at memory technologies for
servers.

Q. Now, below the first paragraph there's a title that says "Main questions remain the same: Is server memory strategy POR competitive" and "Do we need to add DDR on Intel server memory road map."

Do you remember these being important questions related to Intel's server strategy?

16 A. Yes.

17 Q. And what does it mean for server strategy to be 18 POR competitive?

A. Well, the current server strategy was to continue to use SDRAM until RDRAM achieved some volume in the desktop, and after it achieved some volume at the right cost points there was a way to use it in servers as well. And the question being asked was would there be -- would RDRAM achieve the cost points in time to be competitive for the server products or

would we need a technology after SDRAM that provided 1 2 more performance. 3 So below that where it says "Market Feedback," Ο. it says "FAE feedback on 870 memory." 4 5 What is FAE? 6 Field application engineer. Α. 7 So the bullets below that, did you understand Ο. 8 those to be a summary of the market research that 9 Mr. Close did? 10 Α. Yep. 11 The second bullet says: "OEMs skeptical that Ο. RDRAM issues will be resolved, some are waiting to see 12 13 progress." 14 Do you remember hearing this? 15 Yep. Α. 16 And how did this affect Intel's strategy for Ο. 17 memory for servers? 18 The "OEMs" means our customers. Our customers Α. 19 were skeptical of the RDRAM issues being resolved, 20 their issues being availability and price, and because 21 server design cycles are longer than desktop, they 22 were going to make some decisions in terms of what 23 they were going to build for a much longer time frame. 24 It was a very pretty key factor in their decision 25 process.

Q. You said server design cycles are longer than
 desktop?

3 A. Yes.

How long are server design cycles? 4 Ο. 5 Α. When they design a platform, it usually takes a 6 year or two to actually do the platform and it takes 7 another six months to a year to actually -- to get it 8 off and qualified into production, and then it 9 typically would stay in production for a couple years. 10 In the case of desktops, the qualification can 11 occur as fast as a quarter and the platform typically 12 ships for only about a year.

13 Q. And when is the memory decision made with 14 respect to server strategy?

A. It's typically made about a year after theplatform.

MR. DAVIS: I'd like to move CX-2529 intoevidence.

19 MR. STONE: No objection.

20 JUDGE McGUIRE: Entered.

21 (CX Exhibit Number 2529 was admitted into 22 evidence.)

BY MR. DAVIS:

Q. I'd like to show you what's been marked for identification as CX-2535 and CX-2536. We'll start

1 with CX-2536.

2 Do you see this is an e-mail between 3 yourself -- from Abid Ahmad to you and Patrick Gelsinger? 4 5 Α. Yes. 6 Ο. On September 1999? 7 Α. Yes. 8 Who is Abid Ahmad? Ο. 9 He's responsible for the memory enabling team Α. 10 at Intel. Does he work for you? Do you work for him? 11 Ο. 12 Α. Not directly. He works in the TMG or 13 technology manufacturing group at Intel, which is 14 responsible for all the purchasing, the fabs, the 15 factories, et cetera. And he works in the procurement 16 group there, which has the relationships with the DRAM 17 vendors. 18 The first e-mail is an e-mail that's on the top Ο. 19 called Backwards Compat. 20 Do you have an understanding of what that 21 means? 22 Α. I think so. Yeah. 23 Q. And what does that mean? 24 Well, typically what we look for in memory Α. 25 technology is being able to take multiple steps while

maintaining backwards compatibility with the previous one and then every once in a while we have to make a change.

So for example, if we look at SDRAM, when we 4 did the PC100 application, we made sure it was 5 6 backwards compatible with the 66 megahertz, and therefore you could buy a 100 megahertz module and 7 8 populate your PC100 designs as well as your old 9 66 megahertz designs, so backwards compatibility 10 reduced the number of line items the vendor would have 11 to carry to satisfy his whole product line.

12 Q. Now, right below this it says, in quotes, "Who 13 makes the call on backward compatibility?"

14 Do you recall that being an issue between Intel 15 and Rambus?

16 A. Yeah. It was somewhat. It wasn't one of the 17 high ones, but we did have some discussion on that.

18 And in fact, it goes back to the original 19 contract we signed and we were concerned that Rambus' 20 track record had been to define new technologies, get 21 license fees and not rely on royalties, and based on 22 what we'd like to see in our business, we wanted to 23 see direct RDRAM show up at one speed and have multiple speed creates over time that maintained 24 25 backwards compatibility, which would be somewhat

1 counter to their current business practices, and 2 therefore at the time of the contract we had the 3 discussion that I talked about before regarding, you 4 know, NREs versus royalties and their desire to ship 5 the royalty route.

As such, we'd spent some time talking about backwards compatibility at that point saying it was really important to us that when vendors sign licenses for direct RDRAM that that license implied future devices that were backwards compatible.

11 So for example, we had 800 megahertz RDRAM. 12 When we did 1066 megahertz RDRAM, they shouldn't be 13 forced to go through the whole negotiation process 14 again. They should just be able to use the contract 15 they had signed, pay the royalties per the contract 16 they'd signed and keep going.

17 Q. When you say "they," who are you referring to?18 A. The DRAM vendors.

19 Q. So was there a fear that the DRAM vendors as 20 they improved the speed of the DRAM would be forced to 21 pay higher royalty fees to Rambus?

A. We didn't know. We just wanted to make sure that there wasn't a restriction or a bottleneck in the industry to going to higher speeds or better parts that were backwards compatible because of the negotiation

1 cycle.

2 Now, there's a sentence here below the "Who 0. makes call on backward compatibility" that says: 3 4 "Intel's position is that we should make the call 5 because if we make it a joint decision then Rambus will 6 stall the whole process. Other concern is that Rambus 7 will use this as an opportunity to potentially gouge 8 more" and there's two dollar signs. 9 Do those two dollar signs mean money there? 10 Α. I'm sorry. I missed that. 11 The two dollar signs means money there? Ο. 12 Α. Yes. 13 And was this the issue you were just referring Q. 14 to? 15 Α. Yes. 16 MR. DAVIS: I move to admit CX-2536. 17 MR. STONE: No objection. JUDGE McGUIRE: Entered. 18 MR. STONE: I would note that I think the 19 20 second page of the document is probably missing, but I 21 don't think it's pertinent. 22 The second page of 2536 shows up when you look 23 at the second page of 2535, you see that the e-mail was 24 cut off --25 JUDGE McGUIRE: Noted. Thank you, Mr. Stone.

1 (CX Exhibit Number 2536 was admitted into 2 evidence.) 3 MR. DAVIS: I won't refer to that e-mail. 4 BY MR. DAVIS: 5 Q. Now, on CX-2535 -- do you have that? 6 Α. Yes. 7 That's also a series of e-mails between Ο. 8 yourself and Abid Ahmad? 9 Yes. Α. 10 Q. And there actually seems to be nested e-mails 11 there? 12 Α. Yes. Actually it's a string of e-mails I 13 think. 14 Ο. Okay. Well, let's then talk about the e-mail 15 that's at the very top of the page from you to 16 Mr. Ahmad. Do you see that? 17 Α. Yes. 18 In your first paragraph you say, "Does Dave Q. 19 really believe that it's Intel that solely determines 20 backward compatibility?" 21 What was your understanding of what -- is that 22 Dave Mooring? 23 Α. Yes. 24 What was your understanding of what Ο. 25 Dave Mooring was saying about backwards compatibility? For The Record, Inc.

1 A. I'd have to take a look there to recall.

2 (Pause in the proceedings.)

3 Ask me the question again.

Q. What was your understanding of what
Dave Mooring's -- you state here in the first sentence,
"Does Dave really believe that it is Intel that solely
determines backward compatibility?"

8 What was your understanding that Dave was 9 saying that bothered you there?

10 Α. Well, I think he was raising the issue that 11 Rambus had the really key role in trying to determine 12 what backwards compatibility was or not. And he was 13 taking the point that Intel was in their role. That 14 wouldn't be good. And I was asking him does he really 15 think this is the case, that we are the ones that 16 determine backwards compatibility.

Q. And did the point of your paragraph -- what's your understanding of what determines backward compatibility?

A. Basically I think it's going to be the market. There's a lot of dynamics that go on that make the market try and drive solutions to be backwards compatible, and I think we help enable it, but we don't determine it.

25 I think the DRAM vendors prefer to have

backwards-compatible solutions so they can ship one 1 2 device at multiple speeds. The OEMs prefer to have backwards-compatible solutions so they can have one 3 device in inventory to satisfy multiple product forms. 4 5 And you know, the point was that, you know, we don't 6 determine it, they don't determine it, and it's a market-driven thing. We might help, but it's not going 7 8 to happen unless they want it. 9 MR. DAVIS: I move to admit CX-2535. 10 MR. STONE: No objection. 11 JUDGE McGUIRE: Entered. 12 (CX Exhibit Number 2535 was admitted into 13 evidence.) 14 BY MR. DAVIS: 15 Now, earlier you discussed -- we were Q. 16 discussing Samsung and their relationship with Rambus. Do you remember that? 17 18 Α. Yes. 19 And at some point you said that Samsung itself Ο. 20 did some enabling work with respect to the RDRAM 21 launch? 22 Α. Yes. 23 What did you mean by that? What enabling work Q. 24 did Samsung do with respect to the RDRAM launch? 25 Α. Well, Samsung took the basic design package

1 from Rambus. They did a lot of work to translate that 2 to their technologies. They actually did multiple 3 designs on different technologies and ported the design 4 to their most advantageous technology.

In the process, they did a lot of work trying to tune up the circuits to work better. They also did some work in the platform area where they identified some issues with the channel that we talked about earlier and fed that back to both Intel and Rambus.

Q. I'd like to show you what's been marked for identification as CX-2537. This is an e-mail between yourself and Abid Ahmad from September of 1999?

13 A. Yes.

Q. This in fact is an e-mail from Abid Ahmad to Pat Gelsinger, but you're on the e-mail as well. I'm sorry.

17 The top e-mail is from Abid Ahmad to 18 Pat Gelsinger, and the second item is: Samsung wants 19 to be compensated for all the enabling work they've 20 done. Samsung has done more work in debugging and 21 ramping this technology than Rambus in most cases and 22 there should be some benefit for that.

Do you recall there being an issue where Samsung wanted to be compensated for the enabling work they did on the RDRAM?

1 A. Yes.

2	Q. Do you remember how much they were asking for?
3	A. I don't think they were asking any specific
4	amount. I think they were asking for some benefit
5	probably in the form of what's talked about in item 1
6	of this same exhibit where they wanted to see the
7	royalty rate they paid dropped.
8	Q. Oh, I see.
9	So in order to be compensated for the enabling
10	work, they wanted to see their royalty rate dropped?
11	A. Yeah. Or they were quite open to other
12	considerations as well, but you know, somehow they saw
13	the situation as they put in a lot of effort and they
14	were basically being treated like other vendors who had
15	not put in the same amount of effort.
16	MR. DAVIS: I move to admit CX-2537.
17	MR. STONE: No objection.
18	JUDGE McGUIRE: Entered.
19	(CX Exhibit Number 2537 was admitted into
20	evidence.)
21	BY MR. DAVIS:
22	Q. Now, I'd like to show you what's been marked
23	for identification as CX-2540.
24	I'd like to point you to the second e-mail from
25	the top that says original message from
	For The Decord Inc

1 Pete MacWilliams.

2 A. Yes.

3 And it's an e-mail from you to Martin Rausch --Ο. and is that the correct pronunciation, "Rausch"? 4 5 Α. Yes. 6 Ο. -- and Randy Bonella? "Bonella." 7 Α. 8 Who is Martin Rausch? Ο. 9 Martin Rausch is a manager of a group within Α. 10 the lab, Intel labs, that worried about system --11 system technology issues. Thermal, mechanical, EMI, 12 electromagnetic interference, interconnects. 13 And who was Randy Bonella? Q. 14 Α. Randy worked for Martin, and he was 15 specifically focused on memory technology enabling in 16 all the ingredients that we need to like connectors and 17 thermal solutions and EMI solutions, and so on. 18 The first issue -- in the first sentence of the Ο. 19 second paragraph you state, "Other issue we have is 20 that making RDRAM work does not solve the business 21 issues Rambus is causing in the industry." 22 What were you referring to there? 23 Α. I was referring to basically the issues we 24 already talked about, the fact that vendors were giving 25 us feedback that there was a lot of problems in

2 terms of how much work Rambus was doing. In general, 3 the vendors weren't really happy with the role Rambus 4 was playing. 5 Ο. And what was the effect of that on Intel's DRAM 6 strategy? I think there was two effects. 7 Α. 8 One, the Rambus technology, the RDRAM 9 technology, was not moving forward fast enough to get 10 the cost down to achieve the volume ramp we wanted to 11 see. 12 And the second was the industry was getting a 13 little bit upset with Rambus and the business model 14 that they had, and some of them were more skeptical of 15 whether they wanted to continue doing business in this 16 way and have Rambus be a substantial part of the 17 product line. 18 Now, were you aware of any meetings in the fall Ο. of 1999 between Patrick Gelsinger, Geoff Tate and 19 20 William Davidow regarding the RDRAM ramp? 21 I can't remember back then. Α. Well, let me show you -- I'd like to show you 22 Q. what's been marked for identification as CX-2541. 23 24 I'd also like to move in CX-2540. 25 MR. STONE: No objection.

negotiating with Rambus. There was some issues in

1

1 JUDGE McGUIRE: Entered. 2 (CX Exhibit Number 2540 was admitted into 3 evidence.) BY MR. DAVIS: 4 5 Q. Have you seen this letter before? 6 Α. Yes. 7 When did you see it before? Q. 8 Α. I believe I saw it when it was first written or 9 sent. 10 Q. What was your role with respect to the 11 materials in the letter? 12 Α. I probably provided a lot of the input along with Abid Ahmad. 13 14 If you look under item 1, where it says 0. 15 "Industry Acceptance of RDRAM," the last two sentences 16 state: "Intel has, on several occasions, attempted to 17 accelerate adoption/acceptance of Rambus technology, 18 but on each occasion Rambus has failed to support our 19 efforts. Two recent examples of this phenomenon are 20 the RDRAM validation program and efforts to establish 21 an RDRAM Implementers Forum." 22 First of all, what was the RDRAM Implementers 23 Forum? 24 That was intended to be an industry group that Α. 25 would be -- that would include Rambus, Intel and DRAM For The Record, Inc.

4897

Waldorf, Maryland (301) 870-8025
1 manufacturers to help define, you know, what would be 2 the evolution of RDRAM technology.

3 Q. And what happened to the RDRAM Implementers 4 Forum?

A. We decided it was a good idea, announced that we were going to do it, and then Rambus wouldn't agree to the terms that the vendors wanted to set, so it kind of fell apart before we got started.

9 Q. And then the -- we discussed the RDRAM
10 validation program before; correct?

11 Yes. I guess the one thing we didn't discuss Α. 12 there is that we actually suggested this and formalized 13 it and had them talk about it at an Intel Developer 14 Forum, and the goal was to set them up in a position in 15 the industry where they could indeed add value to the 16 vendors, so we were trying to get them to a point where they would have this value-added role because we 17 18 thought that was very important for their long-term 19 success and our long-term success in ramping toward our 20 target.

21 Q. So the validation program would have provided a 22 role for Rambus in the industry?

23 A. Yes.

Q. And the next paragraph talks about
availability. One issue that the first sentence --

the second sentence -- I'm sorry -- says, "Specific issues plaguing the DRAM suppliers are low RDRAM yields and low 400 megahertz and 356 megahertz yields." Do you see that?

6 A. Yes.

7 What is the difference between RDRAM yields and Ο. 8 400 megahertz yields and 356 megahertz yields? 9 Well, at the time we had two speeds actually Α. 10 300 and 400 and the yields of the 400 were not very 11 good, so we created another speed, which was 356, and 12 basically we thought that 356/400 would be 13 satisfactory yields to ramp our products with, 14 satisfactory speeds to ramp our product with, but the 15 feedback from DRAM vendors was that even at 356 the 16 yields were not good. They needed to have more, more 17 engineering work done on the RAC or the interface 18 logic to get the yields up.

19 Q. Now, the RAC is something that was on the 20 DRAMs?

A. There is a RAC on the DRAMs and then there'sone in the controller as well.

Q. Now, the last sentence says, "We do not see any
comprehensive and adequate plans from Rambus to work
the DRAM industry to fix he's issues and bring up

additional DRAM suppliers who can provide the required
 volume for desktop platforms."

3 What sort of work were you expecting to see 4 from Rambus relating to this effort?

5 Α. We were expecting them to go to the vendors, 6 find out what their speed-limiting paths and designs 7 were, and then come up with ideas to fix those. They 8 were the most knowledgeable about the interface in the 9 world basically and we thought that, you know, they 10 would be also the most knowledgeable to fix speed 11 problems.

We were also hoping that, in addition to the suppliers that were building devices, they'd be willing to spend the effort on other DRAM vendors who are less capable and help get them up to speed and get the device in production as well.

Q. If you turn to the second page, item 5, it states "Robust RDRAM/RIMM and Channel Design," and then after that it talks about two major issues and in parentheses it says "single bit errors and lack of robust RDRAM/RIMM testing."

22 What is a single bit error?

A. A single bit error refers to a symptom we see
in the system where we run memory tests for a long
period of time and at some point we see a single bit in

1 the memory array fail. And it turns out that it was a 2 single bit on the channel that would fail under certain 3 conditions.

Q. Was this an issue with RDRAM or an issue with5 SDRAM?

A. No. It was an issue with the channel itself. The silicon, the controller and the DRAMs were okay. It was actually the layout of the channel and how we actually put the signals down the motherboards.

10 Q. So this is the channel bits being used for 11 RDRAMs?

12 A. Yes.

Q. Now, in that same paragraph there's a sentence that says, "Our customers are rapidly losing confidence in us and in the technology, largely due to the lack of total, prioritized support from Rambus."

Was it your understanding that the customerswere losing support for Intel?

A. Yeah, to some extent they were because we were saying this technology is solid and it's ready to ship and then we'd find problems.

Q. And what was the effect of that loss of confidence in Intel and Intel's business?

A. It's pretty substantial. We didn't ship ournewest product on time and it didn't ship in the volume

we projected, so we had to ship older products for a 1 2 longer period of time. I'm not sure what the dollar 3 impact was, but it was pretty substantial. And at that time there was a lot of competitors who took some of 4 5 our market share away, so it was -- we were selling 6 less product at a lower price. 7 MR. DAVIS: I move to admit CX-2541. 8 MR. STONE: No objection, Your Honor. 9 JUDGE McGUIRE: Entered. 10 (CX Exhibit Number 2541 was admitted into 11 evidence.) 12 BY MR. DAVIS: 13 I'd like to show you what's been marked for Q. 14 identification as CX-2559. 15 If you look on page 3 of 2559, there's an 16 e-mail from you to Louis Burns. 17 Α. Yes. 18 Q. Do you see that? 19 And it's dated June 28, 2000. 20 Yes. Α. 21 The subject of this is that Rambus and Hitachi Ο. 22 settle legal dispute. 23 Do you remember this discussion? 24 Α. Yes. 25 Q. The last two sentences of the e-mail are: "NEC

1 was pretty bent out of shape" -- I'll skip the

2 parenthetical -- "since they helped Rambus develop the 3 technology. Bottom line is that Rambus appears to have 4 taken yet another step in poisoning the industry. The 5 extent of this was not expected."

6 What did you mean by "yet another step in 7 poisoning the industry"?

8 What was meant there was that over the last few Α. 9 years, you know, things we already talked about here, 10 in many cases Rambus had done things which the DRAM 11 industry would later come back and talk to us about as 12 these guys are hard to do business with. The way they 13 negotiated contracts, the way that they provided 14 service, it was just not a very positive experience for 15 most vendors.

And in this case, because they were going to the extent of taking legal action against some of the same vendors, it was very concerning to us that these vendors might not even want to do business with Rambus in the future.

The position we'd hoped to achieve for Rambus of this key value-added part to the industry where people wanted them to be a part of the loop, they saw value in having them design and do validation of the parts, wasn't going to occur.

Q. Now, the last sentence says, "The extent of 1 2 this was not expected."

What did you mean by that? Up to this point they'd been difficult, but I 4 Α. think actually one of the items up -- up further maybe 5 6 is a better illustration of this. NEC was a Rambus performer from day one. 7 They 8 built the base Rambus part. They sold them in volume 9 for the Nintendo game machine. They had a pretty good 10 yield going. They had a pretty good working 11 relationship going compared to most. 12 They merged with Hitachi and formed this new 13 company Elpida. Because of the way they merged it, the 14 Rambus contract with NEC was no longer valid. Thev

15 wanted to negotiate a new contract.

16 MR. STONE: Your Honor, I don't think this 17 witness has foundation as to what the contract said or 18 what its terms were. I think he's reciting hearsay 19 from what others told him, and my objection to this 20 part of the answer is on the grounds of hearsay.

21 JUDGE McGUIRE: Sustained.

22 BY MR. DAVIS:

3

23 Q. Let me ask you this.

24 Do you recall anyone from Rambus ever telling 25 you that Rambus owned patents or patent applications

1 relating to DDR SDRAM?

2 A. I'm sorry. I missed the first part of the 3 guestion.

4 Q. Sure.

5 Do you recall anybody from Rambus ever telling 6 you that Rambus owned patents or patent applications 7 relating to DDR SDRAM?

A. Yeah. Dave Mooring either directly or through Dennis Lenehan had mentioned that they thought they might have some patent applications that related to DDR technology.

Q. Do you remember about when this was?
A. It was early '98, late '97. It was sometime
back in the middle of the development.

15 Q. And what were you able to do with this 16 information?

17 Not much. Because there was no specifics. Α. We 18 were related this notion that they might have 19 something, but we were given nothing concrete. We had 20 no specifics on what they had patents applications on. 21 We had no patent applications in-house to look at. So 22 it was kind of a piece of information with no immediate 23 relevance. Coupled with the fact that we weren't even 24 interested in doing DDR at the time, we didn't think much of it. 25

Q. But at some point after that, Intel started 1 2 becoming interested in using DDR? 3 Α. Yes. And -- but that information that you received 4 Ο. 5 from Rambus through Mooring or Lenehan wasn't useful 6 for you? 7 Actually the first part still stands. We had Α. 8 nothing concrete to work with. And basically why we 9 were starting to work on DDR was because our customers 10 said they wanted DDR. 11 So we started the technical work on figuring 12 out how to make DDR work, how to make server chipsets 13 that supported DDR work, and we let the legal people 14 worry about the other stuff. 15 MR. DAVIS: I move to admit CX-2559. 16 MR. STONE: No objection. 17 JUDGE McGUIRE: Entered. (CX Exhibit Number 2559 was admitted into 18 19 evidence.) 20 BY MR. DAVIS: 21 I'd like to change the topic a little bit and Ο. 22 ask you, do you know what PC100 is? 23 Α. Yes. Would you describe what PC100 is. 24 Ο. 25 A. PC100 was the effort by Intel to try and make

the 100 megahertz SDRAM that met a spec referred to as 1 2 PC100. 3 I'd like to show you what's been -- a document Ο. that's been marked for identification as RX-2103-14. 4 5 Can you identify what this is? 6 Α. Yes. This is the PC SDRAM specification. This is --7 8 I'm sorry. Q. 9 Did you have any role in developing the 10 specification? 11 Α. Yes. And what was your role in the development of 12 Ο. 13 the specification? 14 I was heavily involved in the memory-enabling Α. 15 activities at the time. The specification was actually 16 written by an engineer who worked for Dennis Lenehan in the enabling group, but Dennis and I were kind of 17 18 partners in trying to make this thing happen, he from 19 the materials vendor relationship side and I was more 20 focused on the Intel product lead side. 21 Q. And when was this specification put together or 22 the first version of this specification together? 23 Α. The very first version was probably put 24 together through '95. My guess is it was probably 25 published in the first half of or mid-'96.

Q. And this is PC100. Is there also something
 known as PC66?

A. Yes. In hindsight we created such a thing, but it was really PC100. In fact, the original draft of this specification was PC100 and over time it evolved to be a series of speeds, which included PC100, PC66 and PC133.

8 Q. I see.

9 And what was the purpose of this document, of 10 RX-2103-14?

11 Well, at the time we started working on a Α. 12 100 megahertz SDRAM, the environment was such that 13 there was no industry spec to work from. JEDEC had 14 worked very extensively on standardizing SDRAM, but they'd done so with a series of ballots. They had no 15 16 comprehensive spec. You had to go back and search 17 through the list of ballots to figure out what was in 18 the standard and what was not.

Each vendor had their own data sheets for their parts, and when we looked at those, they didn't all match.

22 Q. What was the importance of those vendors' specs 23 not matching?

A. The fact they didn't match meant they weregoing to build incompatible parts.

Q. But were these parts SDRAM-compliant? Were
 they compliant with the SDRAM standards?

A. They could all say they were compliant because they followed the JEDEC ballots, but the fact there was always an ongoing stream of ballots made it somewhat problematic.

7 And most of the differences were very subtle. 8 The basic devices were all the same, but there were a 9 few timing differences. There were basically two 10 functions in the devices that were a little bit 11 different between vendors, and so it wasn't an issue of 12 being able to make the devices work, but if you're 13 trying to do the device in high-volume manufacturing, 14 you want all vendors to supply a compatible device. We 15 thought there would be problems.

16 Q. If you would turn to page 15 of RX-2103-14, and 17 focus on table 2.

18 Do you see that?

19 A. I'm on a different page.

20 Q. Oh, I'm sorry. I am focusing on the exhibit 21 page at the very bottom of the document. It's also 22 page --

A. I'm look at your thing. Okay. I see it.
Q. What does that table represent?
A. The table represents some bits in the mode

1 register and specifically to set the CAS latency.

2 Q. Is this sometimes referred to as programmable3 CAS latency?

4 A. Yes.

5 Q. Why is programmable CAS latency specified as 6 part of the PC100 specification?

A. Because it was already there in the SDRAM
parts. That was a previous feature that was balloted
in JEDEC and approved.

Q. Other than the fact that it was already in the parts and it was already balloted by the group, did you have any preference for including that particular feature to set CAS latency over other ways of setting CAS latency?

A. No. It seemed like a good way to do it, they had already done it that way, the parts are already implemented that way, and so we just stuck with it. O. Now I'd like you to focus on table 4 of the

Q. Now I'd like you to focus on table 4 of the same page. And that page is page 7 of the document and page 15 on the exhibit.

21 A. Okay.

22 Q. What does table 4 represent?

A. It represents the burst length, the same mode
register, logic program, different burst lengths with
the device.

Q. And is this sometimes referred to as
 programmable burst length?

3 A. Yes.

Q. Why is programmable burst length specified aspart of this specification?

A. Again, because it was already something we did in the devices so we just carried it forward, and in a lot of applications, having different burst lengths is useful to kind of fine-tune it, and because people already used it, because the devices were already implemented, we didn't want to change anything.

Q. Other than the fact that the devices were already using it, did you have any preference for including the use of the mode register this way to set the burst length other than over other ways of setting the burst length?

17 A. No. Because it was already done, we just took18 it this way and used it.

19 Q. I'd like to show you a document that's been 20 marked for identification as CX-2560.

21 This is an e-mail between yourself and 22 Louis Burns from July of 2000?

23 A. Yep.

Q. It's actually an e-mail stream between yourself and Mr. Burns?

1 A. Yes.

2 Q. Who is Louis Burns?

A. Louis Burns is my boss. He's the VP in chargeof the desktop platforms group.

Q. Looking at your e-mail, which is at the bottom of the first page -- do you see that, your e-mail at the bottom of the first page?

8 A. Yes.

9 Q. You state: "I do not understand the comment 10 regarding PC133 nightmare. There is nothing wrong with 11 PC133."

12 What was that referring to?

A. That was referring to the fact there was a lot of issues in the initial PC133 platforms that people were scared about, and when we looked at it in more detail, PC133 at current was basically the same device we did for PC100 with a few specs tightened up. PC133 DIMMs were basically the same modules we'd already done for PC100 and they're pretty robust.

20 So the issue wasn't with the DIMMs, it wasn't 21 with the devices, it was with how those platforms were 22 actually laid out.

Q. If you look at the top, your top e-mail, your second paragraph below where you say you're not sure if your boss is wet, it says, "PC133 specs were driven

1 without us." And what does that mean?

A. Well, it means there was other people in the industry that proposed the spec changes from PC100 to make PC133 spec 133 specs and those were adopted and we weren't part of the loop initially.

Q. So the initial -- the PC133 spec was driven
without Intel?

8 A. That's correct.

9 Q. Then you say: "However, they would have been 10 no different if we were in the loop. We evaluated it 11 extensively when we made the decision last summer and 12 found no improvements that were possible without 13 impacting DRAM yields."

Do you have an understanding of how the PC133 specification was created even though Intel was not in the loop?

A. Vaguely. I wasn't part of the loop, so I don'tknow for a fact.

But based on what we heard from the DRAM vendors, a couple OEMs approached them with a proposed set of specs, and they provided feedback to those OEMs on what they could actually build, and between them they negotiated a set of specs that would work in the system and that they could build.

25 Q. Now, a few paragraphs below that, which is the

second to last paragraph in your e-mail, you state that "For DDR we are in a similar situation. DDR component specs are done. We were involved under the server umbrella and I do not think there is a lot more we could get out of the component."

6 What were the DDR component specs you were 7 referring to?

A. It would be similar to this SDRAM spec. There was a set of specifications for the DDR component -- in this case JEDEC actually wrote the spec -- similar to this spec. And we were involved to some extent with the server group.

And you know, the comment that there's not much more we could get means that we tried to push everywhere we could to get better specs on the device to make the system design easier and we -- I figured that we were at the limit of what the DRAM vendors could actually deliver without impacting their yields across and therefore not a lot of improvement.

20 Q. I see in the last sentence of the paragraph 21 you state that "At the end of the day we might be able 22 to fine-tune the spec if we have a platform work 23 done."

And what -- is that what you're referring to when you said "fine-tune"?

2 And what was platform work? Ο. It means doing the equivalent of the channel, 3 Α. 4 so we do the chipset, the motherboard, DIMMs, and all 5 the associated simulations for the electrical timings 6 between the devices. MR. DAVIS: I'd like to move CX-2560. 7 8 MR. STONE: No objection. 9 JUDGE McGUIRE: Entered. 10 (CX Exhibit Number 2560 was admitted into 11 evidence.) 12 BY MR. DAVIS: 13 I'd like to show you a document that's been Q. 14 marked for identification as RX-1761. It's a big 15 document, but I'm only going to refer you to page 18 --16 I'm sorry -- page 16 of the document. 17 First of all, what is the Intel Developer 18 Forum? 19 The Intel Developer Forum is an event that Α. 20 Intel holds twice a year, and it's an opportunity for 21 Intel to talk about all the upcoming technologies that 22 we have in the works, and we invite other people to 23 talk about complementary technologies, and it's intended for the developers of products that use Intel 24 25 products.

Q. So this was a presentation that was given to
 customers and other people in the industry?

3 A. Yes.

4 Q. And the first presentation was made by you?5 A. Yes.

Q. If you'd turn to page 16 of RX-1761. It says "DDR Program Status" and "Intel is working to deliver robust DDR platforms for all IA CPUs." And the first item under Process below that states "Documenting our issues in a spec addendum."

11 Do you see that?

12 A. Yes.

13 Q. What is a spec addendum?

A. It's a process we evolved to after PC100 spec. Since JEDEC started writing the specs for these new technologies and we didn't think the specs captured all the issues that we were concerned about for our system designs, we started creating spec addendums.

19 Spec addendums document areas of the spec that 20 we would hope would be a JEDEC spec eventually but are 21 conditionally. We used the spec addendum as a tool to 22 work with the DRAM industry to get agreement on how to 23 build the devices to those specs. Once we have 24 agreement, you know, we take those items to JEDEC and 25 see if they want to incorporate them in the spec.

But in parallel with them developing the spec, 1 2 it's our tool for working with the industry to make sure we have a robust device. 3 4 If you turn to the next page, there's a page Ο. 5 dedicated to the DDR spec addendum. 6 Now, were you involved in what ended up being the DDR spec addendum? 7 8 Α. Yes. 9 And what was your involvement? Ο. 10 Α. I basically would look at it and review it and 11 make sure that we'd done a good job of fleshing out our 12 issues and documenting the ones we've added. 13 Is the DDR spec addendum -- I'm sorry. Q. 14 Is DLL in the DRAM technology -- is the DLL on 15 the DRAM something that's in the DDR spec addendum? 16 Α. No. 17 I'm sorry. It's not? Q. 18 No. It's in the DDR spec. Α. 19 And by "the DDR spec" what are you referring Q. 20 to? 21 The one that JEDEC produced. Α. 22 So it's a base part of the DDR and we're not 23 proposing to add it, we're not proposing to take it 24 away or change it, so we wouldn't include it in the 25 addendum.

Q. And what about dual-edge clocking? 1 Is that 2 something that's in the DDR spec addendum? 3 It's in the original JEDEC DDR spec. Α. No. Now, I'd like to focus actually on a different 4 Ο. 5 topic. We were just talking a minute ago about the 6 DLL on the DDR SDRAM. Do you recall that a minute 7 aqo? 8 Α. I'm sorry. Restate it. 9 We were just talking about using the DLL on the Ο. 10 DDR SDRAM? 11 Α. Yes. 12 Ο. Do you have an understanding of what the DLL on the DDR SDRAM does? 13 14 Α. Yes. 15 Ο. And what's that understanding based on? 16 That's based on what the external specs of the Α. 17 device are. And what does the DLL on the DDR SDRAM do? 18 Ο. 19 Basically the DLL aligns the internal clock to Α. 20 the external clock DIMM which allows all the external 21 I/O timings to be aligned to the external clock more 22 precisely. 23 Q. And now, have you ever been involved in 24 analyzing the question of whether a DLL was required 25 for DDR to operate properly? For The Record, Inc.

A. Yes. We actually took a look at that back in 1 2 the -- at the time we were looking at DDR for servers. 3 And back in the earlier days of DDR we were very 4 concerned that the DLL was a very high-risk item for 5 the DRAM vendors to put on the device. 6 And so was there an analysis done by Intel of Ο. 7 whether a DLL was necessary for DDR device? 8 A brief one, yes. Α. 9 And what was found in that analysis? Ο. 10 Α. We basically concluded that for the speeds 11 that we're looking at that, which was DDR 200, we 12 didn't need the DLL for the systems we were going to build. 13 You know, we had a pretty good experienced 14 15 group at the time that had built high-speed caches for 16 our Pentium II and Pentium III processors up to 17 400 megahertz without DLLs in the memory devices, so we 18 thought we can do the same for system memory if this 19 was going to be a risky item for the DRAM vendors. 20 And how was it that you were able to use --Ο. 21 how were you able to accomplish -- deal with the data 22 skew or the clock skew between the CPU and the SRAM 23 caches? 24 Well, the key was the inclusion of strobes, so Α. 25 the fact that the clock didn't have a DLL meant that

there was more variability in the timings, but because we had strobes that were timed to the data and/or addresses, we could use the more tight timing constraints on the strobes to actually collect the data or send the data and we didn't need the precise timing to the clock.

Q. Are current Intel chipsets designed to dealwith this kind of technology?

9 A. No.

10 Q. And how would Intel chipsets need to be changed 11 in order to be able to do that?

A. Actually now it would be a pretty serious thing because back when we did the analysis, the feedback we quickly got from JEDEC was this was a done deal, they wanted the DLL there. The DRAM vendors did not see this as a high-risk item, so we kind of dropped it.

But if we were to go back and try to readdress this, I think what we'd have to do is add to the chipsets some FIFOs, F-I-F-O. And basically what a FIFO is, it's a series of charge elements.

22 So if we have to deal with more variability 23 from the DRAM, data can come back quickly or it can 24 come back slow, and we needed to make sure the FIFOs 25 were big enough to take the data that comes back as

fast as possible and can store it in the chipset while at the same time be able to take the data that comes in as slow as possible and use that as a timing for the internal consumption of the data. And the difference between the fastest and slowest times dictates the size of the FIFO.

Q. FIFO, does that stand for first in first out?A. Yes.

9 MR. DAVIS: Your Honor, I'm on my last topic, 10 it's about two pages, but it's an in camera -- it uses 11 a couple of in camera documents.

JUDGE McGUIRE: Let me ask you this, Mr. Davis.
How much more time do you intend to take this morning
before we go to lunch?

MR. DAVIS: I think I can be done in half an hour.

JUDGE McGUIRE: Why don't we go ahead and go into the in camera session and then we'll proceed until that point and then we'll break for lunch.

So to those of you in the audience, the court has issued an order in this proceeding such that the information that we're about to hear is confidential. For all of you then in the public and in the audience, I'll ask you to please excuse yourselves from this proceeding as it is closed to the public.

(The in camera testimony continued in Volume 26, Part 2, Pages 5069 through 5081, then resumed as follows.) JUDGE McGUIRE: Okay. Very good. It's a quarter to one. Let's take a break for lunch and we'll reconvene here at 2:00 p.m. MR. STONE: Thank you, Your Honor. JUDGE McGUIRE: Hearing in recess. (Whereupon, at 12:45 p.m., a lunch recess was taken.)

1 AFTERNOON SESSION 2 (2:02 p.m.) 3 JUDGE McGUIRE: This hearing is now in order. 4 Mr. Stone, do you have a comment you want to 5 make or do you just want to start your cross? 6 MR. STONE: No. 7 JUDGE McGUIRE: You seemed very anxious, so 8 perhaps you are. 9 MR. STONE: Not at all. 10 CROSS-EXAMINATION 11 BY MR. STONE: 12 Q. Good afternoon, Mr. MacWilliams. 13 Earlier today Mr. Davis asked you about an implementer forum that Rambus was not agreeable to 14 15 participating in? 16 Α. That's correct. Was one of the terms of that implementer forum 17 Q. 18 and one of the goals to revise the specifications for 19 RDRAM? 20 Α. All along, yes. 21 And was it proposed by the DRAM manufacturers Ο. that the way those specifications would be revised was 22 that each of the manufacturers would have a vote on 23 24 revising the specifications? 25 A. Yes.

And Rambus would not have a vote; correct? 1 Q. 2 I don't recall specifically, but I think so. Α. 3 And so Rambus was going to be compelled to Q. revise its specs if the manufacturers voted in that 4 5 direction and would not have any control themselves 6 over changes; correct? To the extent the manufacturers wanted to do 7 Α. 8 something, yes, I think that's correct. 9 Q. And were you aware that that was the reason 10 that Rambus was unwilling to participate in that 11 implementer forum? 12 Α. I don't think that was the only reason, but I 13 was aware they were concerned about that, yes. 14 Ο. They'd expressed that concern to you, hadn't 15 they? 16 Α. Yes. 17 Could you look -- it's the first document in Q. 18 the stack that I set in front of you during the lunch break -- at CX-2535 that we looked at earlier. 19 20 If you'd look at the top e-mail of CX-2535, 21 the one that starts -- well, you'll notice that the 22 header at the top is from Abid Ahmad to you and then 23 that's followed by original message from you to 24 Mr. Ahmad. 25 Do you see that?

1 A. Yes.

2 And is it correct that part of Mr. Ahmad's Ο. 3 response to your e-mail is inserted in the text that begins right after it says "Abid" and ends right before 4 5 it says "Pete"? 6 Α. Yes. 7 He inserted his responses in there? Ο. 8 Α. Yes. 9 And which of the paragraphs are his responses Ο. 10 and which are part of your original e-mail? 11 My original e-mail was the first and third Α. 12 paragraph. 13 And his is the part that looks bold? Q. 14 Α. And his response is the second and fourth, 15 yes. 16 And one of the subjects here was backward Ο. 17 compatibility; is that right? 18 Α. Yes. 19 Why was that important at this point in time, Q. 20 September of 1999? 21 Because we envisioned that the direct RDRAM Α. 22 standard would last through several generations of 23 speed upgrades and maybe a future upgrade or two and 24 wanted to be able to move quickly with the industry to 25 develop new versions of this basic technology and

1 wanted to be able to define backwards compatibility in 2 the sense of what we defined in the original contract 3 to incorporate most of those transitions, if not all of 4 them, to make sure we can move quickly and we didn't 5 have to go through another negotiation step with Rambus 6 every step of the way.

Q. And there had been a negotiation over the definition of backward compatibility in the original agreement, hadn't there?

10 A. Yes.

11 Q. And was there an effort on your part to change 12 that definition?

A. Not to my knowledge. I think we were just trying to enforce the same standard -- understanding that we had at that time.

Q. So you were just trying to make sure that whatever the provisions were in the contract everybody understood and followed them?

19 A. Yes.

20 Q. Okay. With regard to questions of

21 compatibility or backward compatibility, it's correct,

22 is it not, for example, that when you go from SDRAM to

23 DDR SDRAM a new motherboard is required?

24 A. Yes.

25 Q. And are new sockets required?

1 A. Yes.

2 Q. Do you also need new modules?

3 A. Yes.

4 Q. And do you need new controllers?

A. Sometimes. We can actually do a controller that would support both SDRAM and DDR in the same device, so you use the same controller in both motherboards, but you required a different motherboard and connector and modules.

10 Q. And you can do a controller that would work 11 with RDRAM and other products as well if you wanted?

A. In theory, although at the time we didn't believe that was possible because the RDRAM interface is quite different than the DDR interface. The drivers were a different configuration and the number of pins in the interface was different, making it very difficult.

18 Q. And are the number of pins different between19 DDR SDRAM and SDRAM?

A. They're different, but they're close. DDR adds strobes for each data line, data lane, so for a 64-bit interface it would be an incremental 16 signals.

23 Q. Okay.

A. So small difference.

25 Q. And when you go from SDRAM to DDR SDRAM, does

1 that also mean there will be a change in the chipset?

A. There will be a change in the chipset tosupport DDR, but the same chipset would support SDRAM.

Q. Okay. As you used the term "backward
compatibility" then, would you consider DDR SDRAM to be
backward compatible with SDRAM?

In this -- in the sense that we're trying to 7 Α. 8 talk to here, it would be. We worked at backwards 9 compatibility at some degrees in the way we did our 10 product forms. We could do a common chipset that was 11 one degree of backwards compatibility and in the 12 strongest sense we wanted to maintain that so we could 13 do one chipset that spans the old technology and the 14 new.

I believe this time we were also trying to make sure that additional backwards compatibility in trying to preserve the motherboard, socket and module was also doable as long as we could.

Q. And I wasn't quite sure I heard the verybeginning of your answer.

21 Would you consider, in the context that we're 22 talking about backwards compatibility with respect to 23 CX-2535, would you consider DDR SDRAM to be backward 24 compatible with SDRAM?

25 A. Okay. Let me think.

In terms of this context, yes, in the sense 1 2 that one chipset can support both technologies. 3 Okay. As long as the chipset is designed with Ο. both technologies in mind? 4 5 Α. Yes. 6 And the chipsets that were designed to be used Ο. with SDRAM originally wouldn't support the DDR SDRAM? 7 8 Α. No. 9 But you could design a chipset for DDR SDRAM Ο. 10 that would support both? 11 Α. Yes. 12 Q. Okay. Was there a period of time when you felt 13 there was a memory bottleneck such that the speeds of 14 the CPUs were getting much faster and the memory 15 devices were not keeping up in terms of their speed or 16 their data transfer rates? 17 Α. Yes. 18 When did you first come to recognize the Ο. existence of such a bottleneck? 19 20 We saw the bottleneck coming about '95, at Α. 21 which time we decided we needed to do something to make 22 memories speed up more quickly. 23 And was the recognition of that bottleneck the Q. incentive or the instigating event for Intel to begin 24 25 its investigation of various memory technologies? For The Record, Inc.

Waldorf, Maryland (301) 870-8025 1 A. Yes.

2 Okay. Today we looked at many letters and Ο. 3 documents from the '98-99 time frame about concerns 4 that were expressed, among other things, about 5 concerns that were expressed by manufacturers to 6 Intel; correct? 7 Yes. Α. 8 Did there come a time then later that you had a Ο. 9 presentation -- I think we looked at it earlier -- in 10 2001 where you presented your road map after you had heard about the various issues in the '98-99 time 11 12 frame? 13 We did many presentations. I'm not sure which Α. 14 one you're referring to. 15 Well, take a look -- I've put in front of you a Q. 16 document -- it should be the next one in your stack --17 which is a document marked RX-1792. It's maybe identical or much like the RX-1761 you saw earlier. 18 19 MR. DAVIS: Did we use that? 20 BY MR. STONE: 21 1761. I'm sorry. I wrote the wrong number Ο. 22 down. 23 It's much like 1761, but I'm going to show you 24 1762 which is printed in landscape as opposed to up and 25 down, and the reason is some of the charts come out a

1 little easier to read in this version.

2 A. Okay.

3 But I otherwise think it's the same. Ο. 4 This is a document, am I correct, RX-1762, 5 that was prepared for a developer forum sponsored by 6 Intel? 7 Α. Correct. 8 And presentations were given at this forum by Ο. yourself and others from Intel? 9 10 Α. At the forum, yes. 11 And then presentations were also given by Ο. 12 manufacturers, among others? 13 Α. Yes. 14 Ο. And the document we have, RX-1762, does this 15 consist of some slides or foils that you used as part 16 of your presentation as well as slides used by others? 17 Α. Yes. 18 Okay. And was it your effort at the time you Q. gave this presentation in February of 2001 to give 19 20 accurate and correct information to the people in 21 attendance as to Intel's current plans? 22 Α. Yes. 23 Okay. And was it your understanding that the Q. 24 information the manufacturers were giving was 25 information that they had shared previously with

1 Intel?

2	A. Yes.
3	Q. Okay. So at the point in time that they were
4	giving their presentations in February of 2001, did you
5	hear any of the manufacturers provide information to
6	the audience that was inconsistent with anything they
7	had been telling you in the same time frame?
8	A. No.
9	Q. Okay. Look if you would at page 5 of this
10	document.
11	You'll see, under the first big bullet point,
12	you'll see there's three smaller bullet points, and I
13	want to draw your attention to the third one that
14	begins "Memory pricing that limited ramp" in the
15	2000 I think "is coming down. Cost look competitive
16	with alternatives."
17	Do you see that bullet point?
18	A. Yes.
19	Q. Was this your view in February of 2001, that
20	the memory and pricing that had limited the ramp under
21	the year 2000 was coming down?
22	A. Yes, that was.
23	Q. And was that based on what manufacturers had
24	told you they expected to have happen with the prices?
25	A. Yes. And based on some programs that we'd

talked with Rambus about working with the DRAM vendors
 to try and drive the costs of the interface down.

Q. And when you say "cost look competitive with alternatives," were the alternatives you had in mind then SDRAM?

A. Actually alternatives were faster versions ofSDRAM and DDR both.

Q. Okay. And how important was the price of RDRAM
to its success during the time period of 1998 through
2001?

11 It was very important. The price of RDRAM Α. 12 needed to come down to be very close to what the volume 13 memory technology was in order for it to transition to 14 be the mainstream technology, and it can be higher priced at introduction, it can be higher priced for the 15 16 first part of the ramp, but OEMs had to have confidence 17 that it was going to come down in order to make a 18 larger commitment to it.

So it became the determining factor as to howbig the volume could be.

Q. And one of the factors going into the price of RDRAM was the number of manufacturers who would produce it; is that right?

24 A. Yes.

25 Q. And one of the factors also would be whether
1 the volume of the RDRAM being produced was sufficient 2 to meet all of the demand?

3 A. Yes.

And if you'd look at page 10 of 4 Ο. 5 Exhibit RX-1762, you'd see the second bullet point says 6 "Memory pricing eventually determined by market." 7 Do you see that bullet point? 8 Α. Yep. 9 Was it your view in February of 2001 that the Ο. 10 pricing of RDRAM had not yet been something that was 11 determined by market? 12 Α. No. It was actually determined by market. 13 Typically what happens in a new technology, in the 14 ramp, the market will decide that they need a premium. 15 Because it costs more, they need a higher price in 16 order to justify building these parts. 17 Longer term, they determine the price based on 18 what the cost is, what the number of vendors that build 19 it is and what the supply-demand situation is. 20 So I think it was true then and it is true in 21 the future. 22 Ο. So you didn't mean to suggest that it hadn't 23 been determined by the market till then; you just meant 24 to suggest that the market you felt in 2001 was going 25 to continue to drive the price lower?

1 A. We thought so, yeah.

2 Q. Okay.

A. And very specifically what I want to make clear is that we had nothing to do with the pricing, you know, we couldn't. We built chipsets. We projected volumes. We give the information to the DRAM vendors and then the pricing was between them and their customers.

9 Q. And I don't mean by my questions to suggest 10 otherwise, so let me ask you one more question to make 11 sure we're clear on that.

12 From your perspective, the price at which RDRAM 13 sold was determined by those companies who manufactured 14 and sold it, not by Intel?

15 A. That's correct.

16 Q. Let me ask you then to turn if you would to 17 page 24, still on RX-1762.

Does this page summarize Intel's views regarding RDRAM as of February of 2001 where it states that RDRAM provides the best Pentium 4 processor platform now and in the future?

22 A. Yes.

23 Q. Okay. And was it also perceived in this time 24 frame that SDRAM was the lowest-cost memory?

25 A. Yes.

Q. And the price of SDRAM just like the price of 1 2 RDRAM was set not by Intel but by the memory 3 manufacturers who produced it? 4 Α. And the OEMs that bought it, so it's a market 5 supply-demand, yes. 6 And then I want you to turn if you would --Ο. you'll see there is an Elpida presentation which 7 8 follows yours, and I'd like if you would to turn to 9 page 53 of that Elpida presentation, still RX-1762. 10 Now, you mentioned earlier that there had been 11 some concerns expressed by NEC with respect to contract 12 negotiations with Rambus? 13 Α. Yes. 14 Ο. And was -- did NEC ultimately merge its DRAM 15 business into a company that came to be known as 16 Elpida? 17 Α. Yes. And so by February of 2001, was Elpida a 18 Ο. manufacturer of RDRAM? 19 20 I'm not exactly sure what the legal Α. 21 relationship was. Elpida existed, but I'm not sure if 22 it was Elpida or NEC who was building the RDRAM 23 officially. 24 Okay. And I may have jumped to the Samsung 0. presentation in any event, so let me go back for a 25 For The Record, Inc.

Waldorf, Maryland (301) 870-8025 1 minute.

2 I wanted to go to page -- I took you to the 3 wrong page. I want to take you to page 39 if I could 4 and keep you in the Elpida one, so I apologize for 5 that. 6 In any event, was Elpida a presenter at the February 2001 developers conference? 7 8 Α. Yes. 9 And did they present their plans and Ο. 10 projections for their production of RDRAM? 11 Α. Yes. 12 Ο. And if I direct your attention to page 39 of 13 RX-1762, do we see that they were making particular 14 projections here about the die overhead? 15 Α. Yes. 16 And can you tell us what was meant by "die Ο. overhead"? 17 That was the amount of die size on top of what 18 Α. 19 the standard SDRAM part that was in volume production 20 would be. 21 Q. And were they showing on this chart that the 22 die overhead for the 256-megabit design was about 23 15 percent over SDRAM? 24 That's correct. Α. 25 Q. And then they have a box on this chart which For The Record, Inc.

1 says "4i"?

2 A. Yes.

3 Q. And you can -- can you tell us what that stands 4 for?

A. That's a different architecture. The initial RDRAMs as we talked about this morning had a 16d bank structure and the 4i bank structure was believed to be a lower-cost structure because of the redundancy overhead we talked about this morning.

Q. So in 2001, February of 2001, was Elpida projecting that with the 4i architecture the die overhead compared to SDRAM would drop from it looks like 8 percent to 2 or 3 percent?

A. Yeah. We've got to be careful with a little bit of this in that the dropping die was not just 4i. There are other factors that make the die size go down.

18 Q. Okay. And I didn't mean to suggest that was 19 the only one.

20 But with that architecture and other changes 21 that they were going to introduce, they expected the 22 die overhead to drop to --

A. Below 10 percent.

Q. Below 10 percent?

25 A. Yeah.

Q. And then look if you would at page 42 of 1 2 RX-1762. 3 Does this reflect cost projections presented by Elpida in February of 2001? 4 5 Α. Yes. 6 And what are these cost projections compared Ο. 7 In other words, is this price or is this cost of to? 8 manufacture or is this something else? 9 These were cost projections, assumed to be Α. 10 cost of manufacturing, including dies, package and 11 test. 12 Ο. And the cost overhead again, is that compared to SDRAM? 13 14 Α. I believe so, yes. And does this chart reflect that at least in 15 Ο. 16 February of 2001 Elpida felt that the cost of 17 manufacturing, including package, die and testing, for 18 the RDRAM was going to be less than for the DDR? 19 Α. Yes. 20 And then let me ask you if you would turn to Q. 21 the next page. 22 And does page 43 of RX-1762 reflect in summary 23 form what Elpida was telling the attendees at the Intel 24 Developer Forum in February of 2001 with respect to 25 their plans and projections for RDRAM?

1 A. Yes.

Q. Now, we also talked a bit about Samsung today, and Samsung was also a presenter at this forum, weren't they?

5 A. Yes.

Q. And their presentation I believe begins on
page 44. That appears to be the first page. And I
want to direct you back to page 53 if I could, still in
RX-1762.

10 In February of 2001, did Samsung at the Intel 11 Developers Forum present to the audience that they were 12 achieving yields for RDRAM that were approaching the 13 yields that they were achieving for SDRAM?

14 A. I'm not sure if they said those exact words.15 They said the yields for PC800 were good.

Q. And you'll see on this chart it says under the big bullet Improving Cost Structure it says "higher yields" and then it says, colon, "approaching SDRAM"?

19 A. That's what it said then.

20 Q. And when we use the word "yields" in this 21 context, does that mean the number of good products 22 that comes out of any particular batch?

A. It can actually mean two different things. One would be the number of good products that comes out of a wafer and the other would be the number of die that

are good as a percentage of the total number of die in 1 2 the wafer. It's not clear from this statement which they were talking about. 3 4 Ο. And both are sometimes used in --5 Α. Yes. 6 Ο. -- within the framework of what we mean by "vield"? 7 8 Α. Yes. 9 Okay. And on this same subject, the Samsung Ο. 10 presentation, if you would, turn to page 60. 11 And at least as of February of 2001, was it 12 correct that what Samsung was telling the attendees at 13 this Intel developer conference that the cost that they 14 were projecting for RDRAM was going to be lower than 15 the cost they were projecting for DDR at least until 16 the end of 2002? 17 Α. Yes. 18 Okay. And then if you would turn to page 63, Q. 19 based on what Samsung was presenting at the 20 February 2001 Intel Developer Forum, did you understand 21 their position to be that RDRAM was the best 22 cost/performance solution for the Pentium 4 system as 23 indicated on this page? 24 That was their position, yeah. Α. 25 Q. And is it correct that Samsung has continued to For The Record, Inc.

Waldorf, Maryland (301) 870-8025 1 be a producer of RDRAM up till today?

A. Yes. And including today, they're still doingit.

Q. And do you have any understanding one way or
the other as to whether that has proven to be a
particularly profitable business for them?

A. I don't know firsthand.

Q. Have they ever shared any of that informationwith you?

10 A. They've told us that it's been very profitable,11 yes.

Q. Okay. And then there also was a presentation -- I believe if you turn to the next page, page 64, you'll see the first page of a presentation by Toshiba, and I have just a couple of questions about the Toshiba presentation as well.

First, if you'll just turn to page 70, still in RX-1762, and does this diagram reflect that Toshiba at the February 2001 developers conference was telling the audience that the die size overhead as they were manufacturing RDRAM had been reduced to under

22 10 percent?

7

23 A. Yep.

Q. Okay. And if you look at page 79 -- not
surprising, now you'll see I'm now going to go to the

1 cost chart -- does this chart, as you understand it, 2 reflect that Toshiba was showing a cost overhead due to 3 die size at least -- it's hard for me to read this. 4 I'm not sure -- but at least a die size overhead of a 5 little under 10 percent and dropping to something under 6 5 percent by the end of the year 2002?

A. That's correct.

7

Q. And if you would look at the next page,
page 80, does this reflect that as of February of
2001 Toshiba was telling the audience that the cost of
RDRAM was less than what they then were projecting to
be the cost of DDR?

A. Actually in this picture it does show the cost curve for DDR is lowest cost, the RDRAM with the next two curves and then the x32 DDR is much higher.

16 Q. That's another -- so we have two DDRs on this 17 chart?

18 A. Yes. So this perception was that the standard 19 system version of DDR was a little less expensive than 20 RDRAM even in this time frame.

Q. So they had a view somewhat at odds with one of the charts we looked at earlier?

A. And I think one of the key differences in the
different points of view was the point that each vendor
was on their learning curve. Vendors who started RDRAM

much earlier and DDR later would have a higher cost for 1 2 DDR compared to RDRAM because they hadn't built DDR long enough to get down the learning curve. And in the 3 4 case of Toshiba, they had been building RDRAM for guite 5 some time and they'd got down the learning curve --6 they had been building DDR for quite some time and got down the learning curve. Some of the other vendors had 7 8 not.

9 Q. And had Toshiba been building RDRAM as long as 10 Samsung?

11 A. Yes, they had.

12 Q. Okay. Now, did Micron ever produce RDRAM in 13 commercial quantities?

14 A. No.

15 Q. Did Intel make an investment in Micron in an 16 effort to encourage their production of RDRAM?

A. Actually we made an investment in Micron and the primary reason for the investment was to make sure that the industry capacity for DRAMs didn't start contracting. We were very concerned at the time that the current pricing was not allowing vendors to invest in new capacity as needed.

While we were doing the investment, we also put some requirements in the deal to incentivize them to do more RDRAM work, but that wasn't the primary driver of

1 the deal.

2	Q. When the press release announcing that
3	investment was made, did the press release and the
4	other public statements indicate that the investment
5	was part of Intel's strategy to help drive PC industry
6	growth by accelerating the adoption of direct RDRAM?
7	A. I don't know.
8	Q. Let me show you a document from it's
9	CX-2522. It's not there in front of you, and let me
10	just bring you a copy, if I may approach, Your Honor?
11	JUDGE McGUIRE: Yes.
12	BY MR. STONE:
13	Q. Let me show you.
14	Directing your attention to the first page of
15	CX-2522, do you recognize this to be an October 16,
16	1998 e-mail from Mr. Calder to various people,
17	including yourself?
18	A. Yes.
19	Q. And this was about the time that let me just
20	ask you, is this consistent with your recollection that
21	this is about the time that Intel made an investment in
22	Micron?
23	A. Yes.
24	Q. And was the amount of that investment
25	\$500 million?
	For The Record, Inc.

1 A. Yes.

2 And look if you would at the second page of Ο. 3 Exhibit CX-2522 under Background. And if you would, 4 just take a look at the first paragraph there. 5 Α. Yes. 6 And was it, in the first paragraph at least, Ο. was it indicated that Intel at least was announcing to 7 8 the public that its investment was to support the 9 development and supply of next-generation memory 10 products and help drive PC industry growth by 11 accelerating the adoption of direct RDRAM? That's what it says. 12 Α. 13 Okay. And you don't have any reason to think Q. 14 that the public announcements Intel made were in any 15 way inaccurate with respect to the purpose of the 16 investment, do you? No. I think that's a key focus of the 17 Α. 18 investment as it came together. The motivation for the investment as it started was not this. 19 20 Well, look if you would at page 7 of this Ο. 21 document. 22 You recognize this to be a copy of a press 23 release that was actually issued by Intel, don't you? 24 Α. Yes. 25 Q. And if you'd look at the next to the last

paragraph on this page where there's statements attributed to Mr. Barrett -- he at that time was Intel's president and CEO, wasn't he?

4 A. Yes.

Q. And you'll notice the quote that follows the identification of Mr. Barrett in that paragraph says, "Our goal in making this equity investment is ensuring an adequate supply of memory components, particularly direct RDRAM."

10 A. Yes.

11 Q. Do you see that statement?

Now, is that a correct statement at the time
the investment was actually made of its purpose?
A. I believe so.

But if you read it careful, it says "ensuring an adequate supply of memory components." That was the primary thing we started out with from day one, and then particularly the RDRAM was where our road map was going at that point in time, so we wanted to make sure that Micron was strategically aligned with us to build those technologies as well.

Q. And after the investment was made in October of '98, didn't there come a time when Intel became quite disturbed with Micron because they weren't manufacturing and producing RDRAM?

1 A. Yes.

Q. Okay. Do you have familiarity with whether or not Intel was required under the terms of its agreement with Rambus to primarily or exclusively use RDRAM in the Pentium 4 product?

6 A. There is no constraint that said we needed to 7 exclusively use RDRAM in any product.

Q. Was there a best-efforts provision or other
obligation on how hard Intel needed to work to promote
RDRAM? To your knowledge.

A. To my knowledge, the contract required us to make RDRAM the primary memory for our product line for a period of time, which I believe was '99 through 2002. And "primary" in my mind means that we drive it as the high-performance memory, the showcase memory, all the things that we did.

Q. And when did Intel begin to consider usingother memories in its product line?

A. In the server product line we started looking at that probably in the '99 time frame, maybe a little sooner. In the desktop product line it was probably late '99.

23 Q. And if you would, I think the next document on 24 the stack that I left for you earlier is the letter we 25 looked at earlier, CX-2541, that was sent to Mr. Tate

1 and Mr. Davidow?

2 A. 2542?

3 Q. I might have pulled the wrong one. I have --4 yours says 2542?

5 A. Yes.

Q. Give me one second and I'll get you another7 copy.

8 What's the date on yours? Let me just make 9 sure they're different.

10 A. November 2.

11 MR. STONE: Your Honor, may I approach?

12 JUDGE McGUIRE: Go ahead.

MR. STONE: I pulled the wrong one out of the stack earlier, so...

15 (Pause in the proceedings.)

16 BY MR. STONE:

17 Q. I think we have the right one now, CX-2541.

18 Did you testify earlier that you were one of

19 the people who sort of gathered some of the information 20 that was included in this letter?

21 A. Yes.

Q. And at the time this letter was written, Intel was contemplating the possibility of some dispute with Rambus, were they not?

25 A. Actually '99 I'm not sure.

Q. There resulted a conference call and a meeting that you participated in following this letter, wasn't there, at which these and other issues were discussed? A. These issues were discussed, but I'm not -- the issue of a dispute with Rambus I'm not sure was this time frame or later.

Q. At this point in time, was Intel concerned that their efforts to begin to think about other memories that might be used with their product line might put them at odds with Rambus in regard to making the RDRAM their primary memory?

12 A. There was some concern that Rambus might13 interpret it different, yeah.

Q. And ultimately the issues set forth in this letter as the result of meetings and conference calls, if not resolved, at least went no further than what was set forth in this letter, did they?

A. I think so, yeah. At this time we were still extremely motivated to make RDRAM successful and we saw a lot of technical advantages to using that in our product line. We saw no reason we couldn't do so, assuming these issues were addressed.

Q. Okay. Let me ask you to look at the next document on your stack that you were shown earlier -hopefully I got the number right -- CX-2559.

2 And if you would, turn to page 3. Ο. 3 You were asked earlier about the NEC-Hitachi joint venture that they would need -- they were told 4 5 that the NEC-Hitachi joint venture would need a new 6 license to build RDRAM. Do you see that? 7 Α. Yes. 8 And is that what came to be known as Elpida? Ο. 9 Α. Yes. 10 Q. And Elpida ultimately took a license sometime, from the date of this e-mail, June of 2000 till 11 12 February 2001 based on the Intel Developer Forum 13 materials we just looked at; correct? 14 Α. I'm not sure exactly how they resolved the 15 issue. 16 And was the source of information that you set Ο. 17 forth in this e-mail on page 3, the one dated June 28th 18 of 2000, was this based on information you received from Rambus or information you received from NEC or 19 20 Hitachi or someone else? 21 It's based on information I received from Α.

Abid Ahmad who had visited DRAM suppliers and he visited either NEC or Hitachi or both, probably both. Q. So it was not based on information from Rambus; correct?

1 A. That's correct.

2 And did you ever have a conversation with Ο. 3 Rambus to see how they had resolved any issue that might exist in connection with the Elpida license 4 5 agreement with Rambus? 6 Α. No, I didn't. 7 This e-mail chain that we have here, Ο. 8 Exhibit CX-2559, was written shortly after there was an 9 announcement of a settlement of the Rambus and Hitachi 10 patent dispute; correct? 11 Α. Correct. 12 Ο. And by that time of the Hitachi patent dispute, 13 you were well aware, weren't you, that Rambus believed 14 that its patents covered various features that were 15 incorporated in products that were then being 16 manufactured? 17 Α. Yes. 18 MR. DAVIS: Objection. Calls for a legal 19 conclusion. JUDGE McGUIRE: I can't hear you. 20 21 Right. That's sustained. 22 BY MR. STONE: 23 Q. You were aware -- and I'm asking just for your 24 understanding, not for a statement as to what in fact 25 the law was -- you were aware that Rambus was

contending at this point in time that products then 1 2 being manufactured, SDRAM and potentially DDR SDRAM, 3 infringed upon patents that Rambus owned; correct? 4 Α. That was my understanding based on these press 5 releases, yes. 6 O. Yes. 7 And at this point in time, June of 2000, were 8 you aware that Intel had an observer who attended 9 various of the Rambus board meetings? 10 Α. Yes. 11 And initially that observer was Pat Gelsinger, Ο. 12 wasn't it? 13 I was only aware of Pat. I didn't know he had Α. 14 anyone else. 15 And did you ever talk with him about his role Ο. 16 in discussions with respect to whether the patent lawsuit should be filed against Hitachi? 17 18 Α. No. 19 Do you know whether Mr. Gelsinger was given an Ο. 20 opportunity to object and did not object to the 21 bringing of the lawsuit against Hitachi? 22 Α. I have no idea. 23 Did you ever talk with Mr. Gelsinger about Q. 24 whether he encouraged Rambus to bring litigation 25 against some of the other DRAM manufacturers who were

1 infringing on Rambus patents, according to what Rambus 2 contended?

3 A. No.

Q. Let me ask you to look at the next document if you would, CX-2519. And if you would, turn to page 8 of that document. This is again one that you were shown this morning I believe, isn't it?

8 A. Yes.

9 Q. Under Contract Items -- and this document is as 10 of 1998; correct?

11 A. Yes.

Q. And this is either after or around the time frame that Mr. Mooring had told you, either directly or indirectly, that Rambus had patent applications which they thought might cover DDR; correct?

16 A. Yes.

Q. And he also told you that they had patent applications that they thought might cover SyncLink; correct?

A. Yes. Actually I'm not sure if he told me or he told Dennis Lenehan who told me. Somehow I got the word that they thought they had some coverage, but they had nothing to show us that was specific.

Q. Okay. And so at the time of these -- this
document was prepared, you were aware that Rambus

1 thought that it might obtain patent coverage for DDR 2 and it might obtain patent coverage for SLDRAM or the 3 SyncLink-designed product; correct?

A. That's what they told us, yes.

Q. Okay. And here where you talk about the contract items under What Intel Wants, where it says "Intel gets rights to use IP in competing memory interface," you were using the phrase "IP" here to refer to patent, weren't you?

10 A. Correct.

11 Q. And competing memory interfaces that were 12 thought of at the time in 1998 included DDR and SLDRAM, 13 did they not?

A. I'm not sure actually if SLDRAM is still
around. It would have been DDR or follow-on DDR,
follow-on to memory technology, basically anything.

17 And actually to put this in more context, I 18 don't think the fact that they had mentioned that they 19 might have patent coverage affected us at all. The 20 most important thing we were thinking about here was 21 the amount of exposure we'd put Intel to if we 22 committed to more products in our product line to 23 support RDRAM, and before we did that, we wanted to 24 take a look at what our contract said, how much 25 exposure we had and whether we should try and reduce

1

that exposure. That was the motivation.

2 Earlier today you said that with respect to the Ο. information you received from Mr. Mooring that one of 3 the -- I think your words were you let the legal people 4 5 deal with that issue; is that right? 6 Α. That's correct. And you don't know or at least you're not in a 7 Ο. 8 position to testify today as to then what the legal 9 people did after you left the patent issues or patent 10 application issues to them, are you? 11 Α. No. 12 Q. Okay. 13 Actually one other thing to put that in Α. 14 context, this was in March of '98, this document and 15 this discussion in the contract. 16 Ο. Yes. 17 And the whole issue of Rambus patents and the Α. discussion I talked about this morning was in 18 2000 after they filed the lawsuits against Hitachi. So 19 20 there's a couple years difference in time. 21 Well, the first time you heard from Mr. Mooring Ο. was in late '97 or early '98; correct? 22 23 Α. Correct. 24 And that was not the only notification that Ο. 25 Intel received from Rambus about Rambus patent

1 coverage, was it?

2 I'm not sure. That's the one I can recall. Α. 3 Ο. Well, let me -- do you know one way or the other whether in April of 1997 it was the view at Intel 4 5 that Rambus had expressed its view that it had patent 6 coverage or would have patent coverage over the use of 7 DDR in any memory? 8 MR. DAVIS: Objection. Foundation. 9 MR. STONE: I'm asking for foundation, 10 Your Honor, I think. 11 JUDGE McGUIRE: Mr. Stone, let me read it. 12 MR. STONE: Certainly. 13 JUDGE McGUIRE: Overruled. I think he is 14 asking for foundation. 15 THE WITNESS: Could you repeat the question, 16 please. BY MR. STONE: 17 18 Ο. Sure. Let me see if I can make it simpler and 19 try to keep it as direct. 20 Were you aware whether or not in April of 21 1997 Intel's view was that Rambus had expressed the 22 view that it had or would have or might have patent 23 coverage over the use of DDR in any memory? 24 A. I'm not sure actually. I think it was later 25 than '97, but I couldn't be sure. And it didn't

really matter to us that much because we were so 1 2 focused on trying to get the RDRAM technology to work 3 and at the time we weren't even thinking about using 4 DDR, so it probably wouldn't have been something that 5 registered. 6 Was it ever brought to your attention that Ο. 7 Mr. Davidow had sent an e-mail to Mr. Parker in about 8 July of '97 in which one of the things he talked about 9 was Rambus' hoped-for or expected patent coverage? 10 Α. Yeah, at the time I didn't know anything about 11 that. 12 Ο. At the time you did not? 13 Α. No. 14 And at the time, July of '97, what was Ο. 15 Jerry Parker's position? 16 He was the senior VP or executive VP in charge Α. 17 of the technology manufacturing group. 18 Did that put him in -- were you in his chain of Q. 19 reporting or not? 20 No, I wasn't. But the memory enabling team, Α. 21 which Dennis Lenehan was in charge of at the time, 22 would have been. 23 And did you later become aware of that e-mail? Q. 24 Α. Yes. 25 Okay. But that was in connection with Q.

1 depositions or something?

2 A. That's correct.

Q. Back in 1996 at the time of the original agreement between Intel and Rambus, were you given any of the Rambus patents or patent applications to look at then?

7 A. Yes.

8 Q. And did you look at them at that time?

9 A. Yes.

Q. And did you form any views on -- I want to be careful because I know this is an area in which there have been privilege objections in the past sought, so let me go bit by bit and I'll try and steer clear of the areas I think have drawn these objections.

Did you -- and this is just a yes-or-no question -- form any views as to the scope of Rambus patent coverage based on your review of patents or applications in 1996? And I'm not asking you what views you formed, just whether you did or didn't.

20 A. Yes.

21 Q. And do you recall whether you looked at patents 22 or applications?

A. Only patents. There was no access to theapplications.

25 Q. And did you at that time, 1996, look at the

WIPO or the European patent application? 1 2 I don't believe so. Α. 3 And any views that you formed as to the scope Q. 4 of patent coverage that Rambus had or might in the 5 future get, those views, my understanding is, you 6 shared with your lawyers and consider to be privileged? 7 8 Α. Yes. 9 Okay. I think the next one in your stack, I Ο. 10 hope, is RX-1432? 11 Α. Yes. 12 Ο. Okay. And is this a document that you prepared 13 in April of 1999? 14 Α. Yes. And does this set forth some of your concerns 15 Ο. 16 about Micron's performance with respect to the manufacture of RDRAM? 17 18 I'd just like a second to read through it. Α. 19 Ο. Certainly. 20 (Pause in the proceedings.) 21 Yes, although the primary motivation of the Α. memo was some issues between Micron and Rambus due to 22 23 the contract which Micron claimed to be an impediment 24 to make the forward progress. 25 So we were trying to make sure we facilitated a

discussion between Micron and Rambus, resolve their
 issues, so we could get going.

3 Q. And was this before or after the investment of 4 money in Micron we looked at earlier?

5 A. I'm not a hundred percent sure, but I believe 6 that it would have been after. We can go back and look 7 at the press release to make sure.

Q. And let me direct your attention to the twonumbered paragraphs at the bottom.

10 Was it your understanding in April of 1999, 11 based on your visits and conversations with people at 12 Micron, that Micron was not providing any visible 13 support to the RDRAM ramp?

14 A. That's correct. In fact, now that I read that,15 this was after the investment.

Q. And had they committed to volumes in the contract with Intel that you had felt in April of 18 1999 they were not going to meet?

19 A. I'm not sure actually. They did commit to 20 tape-out dates and to build the device and they had 21 missed the dates they were supposed to supply 22 prototypes, and I think that's what I'm referring to 23 here.

Q. And did it in April of 1999 appear to you -and I'm directing your attention to point number 2 --

1 appear to you that Micron was doing what they could to 2 stall the RDRAM ramp?

A. I'm not sure of the exact time frame, but at
some point they did do that very aggressively, yes.
Q. Let me ask if you'd look at the next document
I've placed in the stack in front of you, which is
RX-1445.

And as with many of the documents we've seen today, this is a series of e-mails, an e-mail chain, and I just want to draw your attention if I can to the second page of Exhibit RX-1445.

12 And the bottom half of the page is an e-mail, 13 is it not, from you to Mr. Ahmad and Mr. Gelsinger with 14 copies to a few other people?

15 A. Yes.

Q. Is the content of this e-mail based upon information that you obtained through the course of meetings and conversations with people at Micron?

19 A. Let me just read it.

20 Q. Certainly.

21 (Pause in the proceedings.)

A. Actually, no. This is a summary of several issues I see which involve conversations with Micron as well as information we got back from our OEM customers, information we got back from DRAM suppliers

I believe, and information we were actually reading in 1 2 the press. 3 Okay. Let me see if I can ask you about a Q. 4 couple of the items then and we can just break it 5 down. 6 If you'd look at the very first bullet point 7 where you say "Running ads for PC133 now like the 8 'wall' and 'sheep' ads they ran for SyncLink and DDR." 9 Do you see that point? 10 Α. Yes. 11 Can you explain what that refers to? Ο. 12 Α. They are running full-page ads in technical 13 publications such as EETimes. 14 JUDGE McGUIRE: Now, let me intervene so I'm 15 clear. Who are you talking about? When you say 16 "they," who are you --17 THE WITNESS: They -- Micron is running ads. 18 JUDGE McGUIRE: Okay. 19 THE WITNESS: In technical publications like 20 EETimes, which were full-page. You opened the magazine 21 up and it was across, you know, the page. 22 And a couple of the ads actually showed a herd 23 of sheep looking for a leader and another one showed a 24 wall similar to the Berlin Wall that was knocked down. 25 And the context of the ad and the words that were on

the ad were that they were concerned that the DRAM industry is just following along and not driving their own technology for themselves, and they were trying to advocate some of these other technologies through these ads.

6

BY MR. STONE:

Q. And the ads were ads that were negative vis-a-vis RDRAM and Intel's expressed preference for RDRAM at that point in time; correct?

10 A. Not directly. But there was some implication 11 about following a lead. It wasn't clear whether it was 12 Intel's lead or whether it was Rambus' effect on the 13 industry that they were after.

14 What they were trying to do was to galvanize 15 the DRAM industry and the OEMs to try and keep the 16 business model as is with the DRAM vendors pretty much 17 defining the technologies.

Q. And if you would look at the fourth bullet point, which says: "Told a DRAM supplier that they are intentionally driving excess volume into the market to make it painful for marginal players. Want people to drop out or consolidate."

Do you see that?

24 A. Yes.

25 Q. Now, was this based on information you received

1 from somebody other than Micron?

2 A. Yes.

3 Q. Do you recall who it was?

4 A. No.

Q. And on the basis of this, were you concerned
yourself in April of 1999 that Micron was trying to
drive people out of the DRAM manufacturing business?

A. Actually -- yeah. We were concerned that the goal of our investment was to improve the supply of memory products for the PC industry and that the investment was actually being used to possibly constrain the supply by driving some of the smaller players out, thereby not meeting the goal of our investment.

Q. One of the documents we looked at earlier today and you testified to talked about the price differential between RDRAM and SDRAM.

Do you recall that and the price differential growing? The price differential got greater over time?

21 A. Yes.

Q. SDRAM got cheaper by a greater percentage?
A. Yeah, I don't recall the price graph. I
remember a cost.

25 Q. Oh, cost. I'm sorry.

Was there a price differential between SDRAM 1 2 and RDRAM in the 1999 time frame? 3 Α. Yes. And was the price differential a factor in 4 Ο. 5 Intel's ability to persuade OEMs to use RDRAM? 6 Α. Yes. Was it your impression at the time that Micron 7 Ο. 8 was driving down the price of the SDRAM? 9 It wasn't clear. I don't know. Α. 10 Q. In this document when you said that they are 11 intentionally driving excess volume into the market, 12 was it your understanding that driving excess volume 13 into the market would have the effect of lowering the 14 price? 15 Α. It could. Although the concern expressed here 16 was for the overall supply and the vendors that might 17 have to go out of business, so it wasn't specifically 18 price-related. 19 Let me ask you if you'd look at the next one, Ο. 20 which is a month or so later. It's RX-1453. 21 Is RX-1453 a copy of an e-mail that 22 Mr. Gelsinger sent to Mr. Barrett and copied you as 23 well as some other individuals on? 24 Yes. Α. 25 Ο. And is this a document that reflects the status

of Micron's progress in producing RDRAM? 1 Give me a second to look over it. 2 Α. 3 Q. Certainly. 4 (Pause in the proceedings.) 5 Α. I'm finished reading. Could you please repeat 6 the question, please. Sorry. 7 Ο. I will. 8 Does this document reflect Intel's views as to 9 Micron's status in producing RDRAM in the May of 10 1999 time frame? 11 A. Yes. I think it was specifically focused on 12 the concerns. If there's anything good happening, it 13 wouldn't be in here. These are the concerns that we 14 needed to go fix. 15 Q. And you'll notice in the middle section where 16 there's the headings Technically, Marketing, 17 Relationship and Motivation -- let me just bring those 18 up on the screen so they're legible. 19 Let me ask you about under the section 20 Marketing, the last sentence says, "Their advertising 21 implies that the rest of the industry is blindly 22 following the Intel road map (sheep, communism, 23 et cetera)." 24 Is that a reference to the sheep ads and the Berlin Wall ads? 25

1 A. Right.

2 Okay. So at this time, May of 1999, the Ο. 3 understanding at Intel was that the ads were intended to suggest that the industry was blindly following 4 5 Intel? 6 It says the Intel road map. Α. 7 Q. Yes. 8 Which may have been Intel or may have been Α. 9 Rambus. It's not clear at the time. 10 Q. Okay. Under Motivation, you'll see that it 11 says, "Generally, their business plan currently appears 12 to be: Drive the most aggressive pricing on PC100 13 forcing other players to lose money/share." 14 And let me just stop right there and ask you, 15 PC100 would be the SDRAM product; correct? 16 Correct. Α. 17 And you were asked earlier some questions by Q. Mr. Davis about the Intel specifications for PC100? 18 Α. 19 Yes. 20 And was it your view that those specifications Ο. 21 that Intel developed were necessary in order to ensure interoperability of SDRAM 100 megahertz that was 22 23 manufactured by different of the DRAM manufacturers? 24 Α. Yes. 25 Q. Okay. The JEDEC specifications alone were not

1 sufficient to ensure interoperability in your view, 2 were they?

3 Well, between -- there was no JEDEC Α. There were a collection of JEDEC 4 specification. 5 ballots, and if correctly interpreted, that may have 6 worked, but the fact that they were interpreted 7 different by different vendors and there were slight 8 differences between the parts, it took something to 9 kind of collect the whole industry into one common 10 standard. It was very small, subtle differences in 11 most cases. 12 Ο. To your knowledge, was the first specification 13 ever written as such for SDRAM that was used by multiple manufacturers the one that Intel put 14 15 together? 16 To my knowledge, that's true. Α. 17 Let me direct you back to RX-1453 if I might. Q. 18 When it talks here about the most aggressive 19 pricing, do you understand that to be referring to 20 lowering the pricing? 21 Yeah. Α. 22 Ο. I mean, "aggressive" in this context means low 23 as opposed to high? Correct? 24 Α. Yes. 25 Q. And then if you would look at the very end of
that paragraph on motivation where it says "create as 1 2 much turmoil to prevent RDRAM as possible," was it 3 Intel's view based on the information that you were 4 able to gather at the time that as of May of 5 1999 Micron was trying to create as much turmoil to 6 prevent RDRAM as possible? 7 It appeared so, yes. Α. 8 Let me ask if you would -- I think I can skip a Ο. 9 document and speed this along. 10 Look if you would at RX-1295. I don't believe 11 this is a document that you've ever seen. You may have 12 been shown this. I'm not sure. Parts of it you may 13 have seen. 14 You'll notice on the first page of RX-1295 down 15 at the bottom it says "Ahmad, Abid" or Abid Ahmad, if I 16 reorder it, is down there maybe as the author. Do you 17 see that? 18 Α. Yes. 19 And he was at Intel in October of 1998, was he Ο. 20 not? 21 Yes. Α. 22 Q. And were you aware that in October of 23 1998 Intel or Mr. Ahmad were trying to collect 24 information from DRAM suppliers about their expected 25 production of RDRAM? For The Record, Inc. Waldorf, Maryland

(301) 870-8025

4970

1 A. Yes.

7

2 Q. And was that something that was a normal part 3 of what Intel normally did?

A. Yes. In fact, it was not just RDRAM. We
collected data on SDRAM, PC100 and RDRAM, all
technologies.

Q. And the purpose of that was what?

8 A. The purpose was to try and give the industry 9 some more insight into what the supply-demand mix was 10 going to look like.

11 Because Intel's chipsets drove a substantial 12 portion of the demand, we had a unique position to be 13 able to see where the future was going to go, to which 14 technologies and speeds, and we wanted to work with the 15 DRAM vendors to understand what they were going to 16 build, understand what our plans were, and then we could feed back the collection of all the data to 17 18 various vendors so they could see how the balance would 19 work.

20 Q. And let me just see if I understand this 21 correctly, and tell me if I have this wrong.

If for every chipset it took one memory, let's just assume a one-to-one relationship, and Intel wanted to sell a million chipsets, you wanted to make sure that there were a million memories that would work with

1 that chipset available in the market or else your OEMs 2 would find themselves with unusable chipsets; is that 3 fair?

A. That's correct.

5 Q. Okay.

A. And the DRAM suppliers saw value, too, because if we were going to build a million chipsets and the aggregate of the vendors were going to build five million DRAMs, they'd want to know so they could back off, and if they were going to build a hundred thousand DRAMs, they'd want to know so that they could take advantage of the opportunity.

Q. So you were sharing with the DRAM manufacturers sort of your projection for the number of units of each particular chipset that you expected Intel to build?

A. That's correct. Actually we shared theaggregate of what the demand would be.

19 Q. Okay. And it was important ultimately to 20 match up the demand with the supply of memory and 21 consistent with the demand and supply of the chipsets; 22 correct?

A. That's correct.

24 Q. Do you know Mr. Tabrizi?

25 A. Yes.

Q. And did you understand him in 1998 to be an
 employee of Hyundai?

3 A. Yes.

Were you aware -- I want you to look at the top 4 Ο. 5 part of this e-mail which I don't know that you've ever 6 seen before -- and if you bring up the first couple of 7 paragraphs -- were you aware that there were statements 8 made at Hyundai in the October of '98 time frame that 9 "From HEA's perspective, we can overstate our direct 10 Rambus production so Intel can feel we are more 11 aggressive on our ramp-up"?

12 A. I never heard anything like that before.

Q. If you were given -- if Intel was given false information about a manufacturer's production plans, that would ultimately have an effect on the supply and demand for memory because you might have more chipsets than memory available; correct?

A. It could. It depends on how much of an error it was. Supply-demand is not exact, but if it made more than 10 percent or so difference, it could impact that, yes.

Q. And that could have an impact on the price of
the memory that was being sold in the market; correct?
A. Yes.

25 Q. Let me ask you to look if you would at one

other document, which is the bottom one on your stack I 1 2 think, RX-2192. And I don't believe you've seen this 3 before, but I want to ask you whether some of the information in this document was ever communicated to 4 5 you. 6 But let me just start at the top with the names 7 of the persons if I can and see if you know any of 8 these persons. 9 So under Present Parties. 10 You've already told us about Mr. Tabrizi. 11 Do you know any of the Micron individuals 12 listed: Terry Lee, Kevin Ryan, Brent Keeth, Jeff Mailloux? 13 14 Α. Yes. 15 Q. Which of those do you know? 16 Terry Lee, Kevin Ryan and Jeff Mailloux. Α. 17 And next to NEC it says Jeffrey Lee. Do you Q. 18 know him? 19 Α. Yes. 20 And do you know the person from MOSAID? Q. 21 Α. No. 22 Q. And how about either of the persons listed from 23 Siemens? 24 Α. No. 25 Okay. And I want to draw your attention to the Q.

second page of RX-2192 down at the bottom, sort of the fourth and third bullet points up from the bottom, if we can highlight those.

4 There's one that starts "According to
5 Farhad Tabrizi" -- are you on the second page?
6 A. Yes.

7 It says, "According to Farhad Tabrizi, Hyundai Ο. 8 has given Rambus ASP projections for end of next year 9 of two to three times of today's SDRAM prices," and 10 then it says: "They also gave to Intel a production 11 projection of three times their actual plans. Thev 12 encourage every DRAM manufacturer to do the same in 13 order to let Intel not generate a Rambus oversupply."

14 Do you see that?

15 A. Yes.

Q. What I want to ask you, Mr. MacWilliams, is whether any of the OEM manufacturers ever told you that they had heard that Hyundai had given Intel a production forecast that was three times too high.

20 A. No.

Q. Did any of the DRAM manufacturers ever tell you that they'd been encouraged also to inflate their production forecasts for Intel?

24 A. No.

25 Q. If in fact there had been inflation on the

order of one or two or three times actual production of 1 2 what people were forecasting, would that in your view 3 lead to a market imbalance in the pricing because of a market imbalance in supply and demand for RDRAM? 4 5 MR. DAVIS: Objection, Your Honor. 6 Hypothetical. Calls for speculation. JUDGE McGUIRE: Overruled. I think the 7 8 question is probative of the issue and I'll hear it. 9 THE WITNESS: Yeah, if there was a major 10 imbalance, it would affect either the price and/or the 11 amount of our chipsets that we could ship. 12 BY MR. STONE: 13 Switching subjects slightly, Mr. MacWilliams, Q. 14 was it your -- you're familiar with an entity called 15 ADT? 16 Α. Yes. 17 And was there a period of time when Intel was Q. active in ADT? 18 19 Α. Yes. 20 Was one of the purposes of ADT to try to find Q. 21 technologies that would avoid Rambus patents? 22 Α. I don't know if that was the purpose, but I 23 think there were some discussions amongst DRAM vendors 24 to that end, yes. 25 Q. Because they were aware that at least Rambus

claimed that certain of the features in SDRAM and DDR 1 2 SDRAM infringed on Rambus patents, and one of the 3 things they talked about at least at ADT meetings was 4 to try to develop designs that would avoid those 5 patents? 6 MR. DAVIS: Objection. Foundation. 7 MR. STONE: Let me back up. 8 JUDGE McGUIRE: Sustained. 9 BY MR. STONE: 10 Q. Was Intel involved in ADT? 11 Α. Yes. 12 Ο. And in the course of your duties at Intel, did 13 you become aware of the extent of Intel's involvement 14 in ADT? 15 Α. Yes. 16 Tell us if you would --Ο. 17 Let's just say I was aware of certain Α. 18 involvements but not necessarily all involvements. 19 Tell us if you would what you were aware of Ο. 20 with respect to Intel's involvement with ADT. 21 Well, the main focus from my point of view was Α. 22 we were working with several DRAM vendors to implement 23 the enabling model we talked about this morning. We 24 wanted to understand what their technology was capable 25 of. We wanted to be more specific about what our needs

1 were in the future and try and come up with some 2 options of how we can move DRAM technology forward.

We had worked with individual DRAM vendors and they'd asked that we try and form a group to allow us to talk amongst ourselves, so that was the primary reason and most of my involvement was to deal with that.

Q. And Intel was a member of ADT for a while?A. Yes.

Q. And based on your involvement with ADT, was it your understanding that one of the things ADT was trying to do was develop or design products that would avoid what they understood might be the scope of Rambus' patent coverage of certain features in DDR SDRAM and SDRAM?

A. Yeah, my understanding was there was a group looking at what the implications of that might be and was not attached to the technical people that I had discussion with, so I don't know exactly where they went or what they did.

21 Q. And did a product -- was a product ever 22 developed out of the ADT efforts?

A. It was not intended to develop a product out of the ADT efforts. It was a technology effort and a lot of the work that was done there was taken to JEDEC and

1 became part of the DDR-II standard.

2 Q. And was it your understanding some of that work 3 was folded into the work that led to DDR-II?

A. Yeah. That's correct.

Q. Earlier today when you were being examined by Mr. Davis you I think used the phrase that the prices were prohibitively high for RDRAM and is it -- let me ask you whether there was a point in time when you did think that the prices for RDRAM were prohibitively high.

11 A. Yes. Or let me clarify that. This is in the 12 context of making a technology that would ramp from top 13 into the volume segments. They were prohibitively 14 high.

Q. And the prices, just so we're clear, the prices at which the RDRAM were sold were not set by Intel?

18 A. No.

4

19 Q. And you had no -- Intel had no control over 20 those prices; correct?

A. No. Other than for the memories we boughtourselves, which we negotiated.

Q. And one of the things you did do that had an effect on those prices was you did perform some function of trying to balance the number of chipsets

being manufactured with what you hoped would be the 1 2 number of RDRAM products that were being manufactured; 3 correct? 4 Α. Yes. 5 Ο. And to some extent in that regard you relied on 6 the manufacturers to provide you with accurate information about their production plans? 7 8 Α. Yes. 9 MR. STONE: I have no further questions, 10 Your Honor. Thank you. 11 JUDGE McGUIRE: All right. Thank you. 12 Complaint counsel, redirect? 13 MR. DAVIS: Could I have one minute, please. 14 JUDGE McGUIRE: Sure. Go ahead, Mr. Davis. 15 (Pause in the proceedings.) 16 MR. STONE: Your Honor, I have two exhibits, while they're conferring if I could just ask --17 18 JUDGE McGUIRE: Why don't you give him just a second. Then when he's set, you can do that. 19 20 JUDGE McGUIRE: Mr. Davis, are you ready? 21 MR. DAVIS: No questions, Your Honor. 22 JUDGE McGUIRE: He wants to enter in a couple 23 of exhibits. 24 MR. STONE: RX-1762, which is the press release 25 regarding the Micron investment, and CX-2522.

1 MR. DAVIS: I have no objection to the press 2 release and I have no objection to CX-2522. 3 JUDGE McGUIRE: So entered. (RX Exhibit Number 1762 was admitted into 4 5 evidence.) 6 (CX Exhibit Number 2522 was admitted into 7 evidence.) 8 JUDGE McGUIRE: And complaint counsel has no 9 further inquiry of this witness, Mr. Davis? 10 MR. DAVIS: No, Your Honor. 11 JUDGE McGUIRE: All right, sir. Thank you very 12 much for your testimony. You're excused from these 13 proceedings, and thank you. 14 You can call your next witness, but before we 15 do that, why don't we take just a short break, five or 16 ten minutes. 17 (Recess) 18 JUDGE McGUIRE: At this time complaint counsel 19 may call its next witness. 20 MR. PERRY: Your Honor, before we start, if I 21 could, one housekeeping matter. 22 JUDGE McGUIRE: Go ahead. 23 MR. PERRY: There was one document that I used with Mr. Crisp a long time ago that I'd like to move 24 25 into evidence now. It's RX-695.

1 MR. OLIVER: No objection. 2 JUDGE McGUIRE: So entered. 3 Thank you, Mr. Oliver. (RX Exhibit Number 695 was admitted into 4 5 evidence.) 6 MR. OLIVER: Your Honor, complaint counsel 7 calls Mr. Mark Kellogg. 8 JUDGE McGUIRE: All right. Mr. Kellogg, would 9 you please approach the bench and then you'll be sworn 10 in by the court reporter. 11 12 Whereupon --13 MARK WILLIAM KELLOGG 14 a witness, called for examination, having been first 15 duly sworn, was examined and testified as follows: 16 JUDGE McGUIRE: Have a seat if you would, 17 Mr. Kellogg. 18 DIRECT EXAMINATION BY MR. OLIVER: 19 20 Good afternoon, Mr. Kellogg. Q. 21 Good afternoon. Α. 22 Q. Could you please state your full name for the 23 record. 24 My name is Mark William Kellogg. Α. 25 Q. Mr. Kellogg, are you currently employed?

1 Yes, I am. Α. 2 With whom are you employed? Ο. 3 IBM Corporation. Α. What is your position with IBM? 4 Q. 5 My position title is that of distinguished Α. 6 engineer. 7 What is a distinguished engineer? Ο. 8 Α. A distinguished engineer is an engineer that IBM has identified as an IBM executive and has broad 9 10 responsibilities in regard to IBM product definition 11 and industry activities. 12 Ο. Approximately how many distinguished engineers are there at IBM? 13 14 Α. My recollection would be two to three hundred. 15 How many employees does IBM have, Ο. 16 approximately, with engineering or technical background? 17 18 I believe it's in the range of 120,000. Α. 19 Would it be fair to say then that distinguished Ο. 20 engineer puts you the somewhere in the top 1 percent of 21 the engineers at IBM? 22 Α. Certainly. Yes. 23 Could you describe your responsibilities at Q. 24 IBM, please. 25 Α. My responsibilities are associated with the For The Record, Inc.

definition of memory technology that would be used in 1 2 IBM systems to influence the development of technology 3 for IBM system memory usage in the industry and to help define the entire memory subsystem itself in those 4 5 systems. 6 Mr. Kellogg, what is your educational Ο. 7 background? 8 My formal education consists of a two-year Α. 9 technical degree in engineering technology, a broad 10 range of technical, business, liberal arts courses, and of course extensive IBM education. 11 12 Q. When did you start work at IBM? 13 Just after my 19th birthday. Α. 14 Ο. Wow. And how long have you been at IBM? 15 Α. 29 years. 16 And can you briefly describe the different Q. 17 positions that you've held at IBM? 18 Α. I was hired in as an engineering technician, 19 working in a laboratory doing card design, 20 characterization, predominantly logic-related. 21 After two years activity in the logic card 22 development, I relocated from Fishkill, New York to 23 Burlington, Vermont and joined the memory card 24 development organization. And for the last 27 years 25 I've been in the memory card development organization,

initially doing memory card design through the '70s, 1 2 mid-'80s for low-end, midrange and high-end systems. 3 I became a manager at IBM in the mid-'80s, 4 managing a card development and memory applications 5 team. Two of my employees were JEDEC representatives from IBM to or -- to JEDEC. Sorry. For 6 clarification. 7 8 In the late '80s, I was technical staff to a 9 director in the subsystems area. 10 In the '90s to present I've been doing memory 11 card development as a lead engineer. Q. 12 Now, at some point did you become a senior 13 engineer? 14 Α. Yes, sir, I did. 15 Ο. And when was that? Approximately. 16 Yeah, not having worked that back recently, I Α. 17 would say that was in the early to mid '90s. 18 Now, once you became a senior engineer and Ο. 19 continuing to the present, have your responsibilities 20 changed at all? 21 The responsibilities of a senior engineer, Α. 22 senior technical staff, distinguished engineer tend to 23 broaden responsibilities to include far more than just 24 the product design and definition. In my case, it led 25 me to working to a much greater extent with end

customers, doing product architecture, participating in
 industry standard bodies, things of that nature.

3 Q. And can you please explain your understanding 4 of why IBM is concerned with memory?

A. IBM is very, very concerned with memory. To put things into perspective, IBM in the early 2000 was purchasing somewhere in the range of 200 -- or no -excuse me -- 300 to 400 million memory devices a year, so first of all, we certainly were purchasing great volumes of memory.

11 The memory itself is part of what we call the 12 central electronics complex or CEC -- and I think 13 later on I'll be describing a little more about that --14 but it's so closely coupled to the processor and the 15 overall system performance that it's a critical 16 element in our systems; therefore, it's critical to 17 IBM.

18 Q. Now, can you please now give a brief 19 indication of the range of IBM products that use 20 memory?

A. Most of IBM's systems utilize memory in someform.

In the case of DRAM, we would use DRAM memory in systems ranging from something as small as a printer through clearly any personal computers,

1 midrange systems, high-end computers. We would use 2 them in our disk drives. We would tend to use them in 3 retail terminals. Just about, again, all of the 4 hardware we're producing would use memory in some 5 form.

Q. During the course of our proceedings, we've heard quite a bit about use of memory in personal computers, but could you give at least a very brief explanation of how memory is used in printers.

10 A. In printers, the memory would be used in one of 11 several forms. A most common form would be a printer 12 buffer such that a document could be transferred to a 13 printer for later printing or to allow the system to 14 move off and work on other tasks.

So a printer buffer would probably be the most common.

Other cases that use memory sometimes are font buffers, for example, identifying if the printer should print the document in Japanese, English or some other language, things of that nature.

Q. And would use -- would printers use standard JEDEC-compliant SDRAMs or DDR SDRAMs?

23 A. In general, that is the case.

Q. I believe you also mentioned disk drives; is that right?

1 A. Yes, I did.

Q. Again, could you give just a very brief explanation of how memory is used in disk drives. Perhaps I should ask you to explain briefly first what a disk drive is.

A. A disk drive is another form of memory. It generally consists of a rotating medium, a disk is what we refer to it as, magnetic medium, that stores information.

10 The memory associated with that disk drive would tend to be a location where information would be 11 12 stored on a temporary basis such that, again, the 13 system can apply data to the device at a very high 14 speed and the device could store the information at the 15 speed of the disk drive, which is relatively slow as 16 compared to the total performance of the system, but 17 the disk drive could perform the actual storage of the information at a much slower rate while the system is 18 19 off doing other tasks.

20 Q. And again with respect to a disk drive, would 21 that typically use standard JEDEC-compliant SDRAMs or 22 DDR SDRAMs?

A. Yes, it would.

Q. Now, I believe you also mentioned servers.Can you please describe what a server is?

A. A server could be described as a computer that is optimized for running businesses. It's a system that a business is going to rely on to operate both internal and external activities.

5 For example, for internal activities, it may be 6 processing payroll, it may manage mail, calendars, 7 scheduling, other activities inside the business, 8 printer interface, managing large DASD farms (phonetic) 9 for retention of data. That server would generally 10 also or a similar server would serve as a portal to the 11 rest of the world.

For example, a server would very often support, let's say, in retail a series of stores and manage the inventory control. It might manage your credit card processing. It may manage your actual purchases real-time. It would tend to handle invoicing. I may have mentioned inventory control and other things.

19 So the server is a critical element of most 20 current businesses and the performance and reliability 21 of the server are critical to the success of businesses 22 in general.

23 Q. Can you briefly describe the different types of 24 servers that IBM sells?

25 A. Now, that may be best accomplished with some

charts I brought. Would you like me to do that?
 Q. Certainly.

3 Can we bring up the demonstrative, please. Is this the chart you had in mind? 4 5 Yes, it is. I thought it might be useful just Α. 6 to put things in perspective a little bit. This is a very simplistic chart and it's 7 8 intended just to show scale. On the left we have what 9 we call our xSeries product line, which is our current 10 name convention. Our system has evolved over time. 11 Our xSeries describes a set of systems that are 12 based on Intel processors or Intel-compatible 13 processors and on operating systems consistent with 14 those processors and they tend to be relatively low 15 cost. Now, by "relatively low cost," they may run 16 anywhere from four to five hundred dollars up to 17 clearly tens of thousands of dollars.

18 The system just to the right, iSeries, is a 19 series of servers that are optimized for small and 20 midsize businesses. We've actually been producing 21 this family of products for many, many years under different names, such as AS-400, and this family of 22 23 systems is noted for performing, again, business tasks, very high reliability and for a great deal of 24 25 compatibility to code that was written twenty years

1 ago, for example.

2	The pSeries servers are our UNIX-based servers.
3	These are the systems that in addition to running UNIX
4	code are more technologically focused or
5	technology-focused, high-performance servers.
6	The servers to the far right are the zSeries.
7	The zSeries servers, we call these our enterprise
8	servers. These are the servers that are most likely to
9	be found with very, very large retail customers, banks,
10	investment firms, and other very large companies that
11	need extreme high reliability and fault-tolerant
12	features.
13	Q. Looking in particular at the zSeries, what's
14	the typical life cycle or lifespan of a zSeries
15	server?
16	A. We have a minor problem with zSeries in that
17	quite often we can't convince our customers to stop
18	using them, which can become very painful.
19	JUDGE McGUIRE: That's a real problem.
20	THE WITNESS: After a long time.
21	So the zSeries, I would expect that a customer
22	would be using that system actively for at least five
23	years but quite often ten and maybe beyond that. It's
24	strictly a question of cost/performance.
25	But these systems tend to be what we call

1 full-time operation. They are always on. They are 2 intended never to fail.

3 BY MR. OLIVER:

Q. You mentioned reliability I believe in aprevious answer.

6 Why is reliability a concern with respect to 7 servers?

8 A. One aspect of the server that differentiates it 9 greatly from, let's say, the laptops that we're all 10 getting so used to is that the laptops or desktop 11 systems do periodically go down. It's an 12 inconvenience. We get frustrated. We reboot. We get 13 that blue screen of death, whatever the case may be. 14 We're actually somewhat used to the fact that systems 15 fail.

When a server goes down, anyone associated with that application of that system is no longer able to function in some manner. He may not be able to access the Internet. He may not be able to access his mail, which may be good or bad. He can't schedule. He can't ship his trucks. Retailers can't process credit cards.

It's unimaginable, but some applications when you scan your credit card through that terminal, that request is processed thousands of miles away and a

response comes back in less than one second confirming 1 2 It also tracks everything you just that purchase. 3 bought so that the next order is on the next truck to 4 backfill all the purchases for that day. 5 That system is extremely important, and if it 6 goes down, the business is down in some manner. 7 Q. Can you explain in general terms how a large 8 server such as the zSeries would use DRAMs? 9 A system such as zSeries will predominantly use Α. 10 DRAM for what we call main memory. 11 And what do you mean by that? Ο. 12 Α. A main memory is generally the memory that's 13 used in the system to retain programs that are 14 currently being executed as well as information that is 15 being processed, so it is all activity underway at a 16 given point in time. 17 Then I believe that you earlier used the term Q. "central electronic complex." Can you please explain 18 in a little more detail what that refers to? 19 20 May I do that via a picture? Α. 21 Certainly. Ο. 22 Α. So if we can bring up the next picture. 23 Actually -- okay. Can I step back to this 24 picture? 25 Q. I'll tell you what. Why don't I simply ask you

1 to explain what the second picture in your 2 demonstrative illustrates.

3 Okay. The purpose of this picture was simply Α. to show you the picture from the previous page for the 4 5 zSeries product in a scale, because the next series of 6 pictures won't show scale. They're two-dimensional. So this is strictly the person we stood next to 7 8 a zSeries processor to give you a feel for the size. 9 Okay? 10 MR. OLIVER: Actually before we proceed any 11 further, I think it might make sense if we were to mark 12 these series of slides with a DX number. 13 JUDGE McGUIRE: Yeah. Where are we? Does 14 anyone remember? 15 So let's mark the one we just discussed as 16 DX-47 and we'll mark this one as DX-48. 17 (DX Exhibit Numbers 47 and 48 were marked for identification.) 18 BY MR. OLIVER: 19 20 I'm sorry. You were saying that the slide Q. 21 that has been marked as DX-48 simply illustrates the 22 scale? 23 Α. Yes, this is simply to illustrate the scale. Perhaps we could then turn to the next slide. 24 0. 25 Would this then be DX-49, Your Honor?

1 JUDGE McGUIRE: Yes. 2 MR. OLIVER: Okav. 3 (DX Exhibit Number 49 was marked for identification.) 4 5 BY MR. OLIVER: 6 Ο. And what does this slide show? 7 This picture is a cutaway of a z900. It is not Α. 8 the exact system from the previous page. That's 9 actually a functional system. 10 This system has been cut away to permit the inside to be viewed, and what we're going to do in a 11 12 series of slides is just zoom in so you can see what 13 the contents look like, and I'll explain the central 14 electronics complex as part of that. 15 Fundamentally, without dwelling a great deal, 16 I'm going to ask that we look into the center 17 vertically of this picture, and you're going to see 18 some pipes running in there, and that's for cooling. 19 We have a lot of heat being dissipated by the processor 20 complex, so the center area. 21 And then if we go to the next page, we'll have 22 a zoom-in. 23 Now, this is a system that's been shipping since December of 2000, and in fact we have our new 24 25 system replacing that system which is starting to ship For The Record, Inc. Waldorf, Maryland

(301) 870-8025

4995

1 this month called the z990, just for reference.

The z900 uses SDRAM memory. We're going to talk about that in a second. But what we have to the center and slightly to the right you're going to see an orangeish area with a number of silicon chips with the backs exposed.

7 I don't know if it's possible to zoom in. How
8 do we -- there's a way to zoom in.

9 MR. OLIVER: If I could reflect for the record 10 the slide we just described is DX-50 and the slide now 11 on the screen will be DX-51.

12 (DX Exhibit Numbers 50 and 51 were marked for 13 identification.)

14 THE WITNESS: We are now looking at the 15 processor portion of the central electronics complex, 16 and I'll get back to the memory in a second. This is a 17 processor multichip module, and I'm going to in the 18 next slide give you a little description of what it's 19 composed of. This is actual hardware, real hardware, 20 cut away.

To just describe what you're seeing, facing towards you is the back sides of a series of silicon chips. These chips are all designed by IBM. The area around and kind of protruding out

25 towards you is part of the heat sink and cooling, is

1 the heat exchange system. That's what the pipes were 2 hooking up into.

3 So if we're okay with that chart, then I would 4 propose we go to the next page.

5 MR. OLIVER: And the next one will be DX-52.
6 (DX Exhibit Number 52 was marked for
7 identification.)

8 THE WITNESS: Now, what we've done with this 9 chart is and what we're leaning to is to kind of show 10 you how memory interfaces to processors, things like 11 that.

12 This is a picture drawn of the multichip module 13 itself with each of the chips identified. And I will 14 just very quickly describe the types of chips on this 15 multichip module complex and describe a few attributes 16 of the complex itself.

17 So if you look to the right, you see some text. 18 There are 35 chips on this carrier. The package 19 itself, just for relative size, is about five inches by 20 five inches.

It has about two and a half billion transistors, and those two and a half billion transistors are logic devices, memory devices, things like that. They all pretty much work, which is cool. If you're an engineer, it's great when you actually get

1 one of these to power up and show you a log-on screen
2 or something.

But it has 20 processors, so the PUs areactually processors.

Now, of the 20, we generally use about, well,
maybe 8, 10, 12, 14, 16, depending on the customer.
The customer can actually use more or less of the
processors depending on what they purchase, what they
would like to buy at any given time.

10 It actually has spare processors, too. If one 11 fails, we can actually switch a workload over to 12 another processor to keep operation again. Again, 13 fault tolerance is key here. The system cannot go 14 down.

So the processors each have about 47 million transistors.

17 Beneath that I describe we have eight cache 18 chips. Those are actually SRAM caches. Those are the 19 SD devices in gray. Those are local storage. There's 20 actually storage on the processor for very fast 21 execution.

The next level of storage is sitting next to the processor called the cache, and that cache stores local information and ultimately will connect back to the main memory, which we'll get to in a minute.

The two storage control chips right in the 1 2 center are the chips that interface between the 3 processor, the local cache and ultimately off to the 4 main memory. 5 The four bus adapters in the corner are 6 actually to communicate to I/O devices just in case you 7 want to print something or store something to an 8 external device. 9 And there's a clock chip down at the bottom 10 center which distributes clocks or timing signals to 11 all the chips on the board, on the card. The package it's attached to -- and we have 12 13 one, don't we? 14 Yes. Actually, let me bring it up. Ο. 15 May I approach, Your Honor? 16 JUDGE McGUIRE: Yes. 17 THE WITNESS: I forgot we brought this. 18 MR. OLIVER: Your Honor, may I be permitted to approach as well as opposing counsel to point? 19 20 JUDGE McGUIRE: Yes. We'll look at that up at 21 the bench. Is this then what DX- --22 23 MR. OLIVER: Actually they've requested that 24 they have this back at the end, so this would just be 25 for illustrative purposes.

1

JUDGE McGUIRE: All right.

THE WITNESS: I'm clearly folding the package in the direction as the image on the screen, so just for reference, for example, here's the clock chip (indicating).

6 The purpose of showing you this is this 7 particular assembly not only has some several billion 8 transistors, the package that it's attached to, since 9 it has to attach all these devices together, has a 10 hundred layers of wiring.

11 Now, those hundred layers of wiring are 12 actually on a ceramic substrate, so we actually have a 13 hundred layers of ceramic, each layer having wiring on 14 that.

There are also several thin film layers in the very surface which are a higher-speed communication channel for transferring data at very high speeds between the processors and the caches.

19 So -- and on the back side you can see a series 20 of pins, many of which are bent since this is actually 21 handled by people, so if you'd actually like to touch 22 it, you're welcome to.

JUDGE McGUIRE: Now, that's not like the one we saw the other day that costs eight or nine hundred thousand, is it? Because I was afraid to touch that

1 one.

2 THE WITNESS: This does cost more, yes. Anyone3 familiar with the technology.

4 So this is the central electronics complex 5 processor, and sitting next to it we'll show you the 6 memory.

7 JUDGE McGUIRE: Thank you.

8 THE WITNESS: So if there's no questions, the 9 next page?

MR. OLIVER: And this will be DX- -- is it 52?
JUDGE McGUIRE: 52.

12 (DX Exhibit Number 53 was marked for13 identification.)

14 THE WITNESS: Now, the central electronics 15 complex is, again, the central region of this 16 mainframe, this large computer.

We're looking just now to the left of the processor and we're looking at the memory card. We call that a card. It's also in what we call a book package. The memory card is slightly pulled back, and you can see there's a connector.

Just to the left of the processor there's a bunch of gold pins. Those are the pins into which the card installs.

25 And we brought one of those cards as well?

MR. OLIVER: Actually, Your Honor, I believe 1 2 that the demonstrative he's discussing is actually 3 DX-53. 4 JUDGE McGUIRE: All right. 5 THE WITNESS: Now, the memory card that we 6 have --7 MR. OLIVER: May I approach, Your Honor? 8 JUDGE McGUIRE: Yes. 9 THE WITNESS: So this memory card is actually 10 the memory card in that picture. We thought you'd want 11 to see the real thing. 12 And this memory card installs just to the left 13 of the processor. If you'd gone back several pictures, 14 and don't, you would notice that there was one of these 15 cards to the left of the processor, one to the right of 16 the processor, there's one on the other side of this 17 board which you can't see, and then there's to the left 18 and to the right, so there's actually positions for 19 four of these memory cards. 20 Now, do you want to --21 MR. OLIVER: Would it make sense for 22 Mr. Kellogg to approach again? 23 JUDGE McGUIRE: Sure. 24 THE WITNESS: Now, I will in a subsequent chart 25 actually show you the key elements. I'll just point it

1 out here so you can see it.

2 The memory devices themselves, there aren't 3 that many on this card because these are fairly costly, 4 so we didn't want to damage a very expensive one. These are the memory devices. These are actually 5 6 synchronous DRAMs, not double data rate. The current 7 system is double data rate. 8 And I'm going to talk a little bit about these 9 assemblies with the heat sinks. These are heat sinks 10 with the black. And I'm going to talk about this 11 assembly but also to the heat sink. 12 This package, by the way, is a metal-encased 13 package that has cooling that passes through it again. 14 Okay? 15 So I'm going to show a picture and describe 16 this. BY MR. OLIVER: 17 18 Mr. Kellogg, before you proceed, could I ask Q. 19 you to explain how many memory book packages of that 20 sort there would be in a typical z900 server. 21 Between two and four. Α. 22 That's actually on a chart I'm going to show in 23 a few pages. 24 MR. OLIVER: If we could bring up the next 25 slide, which I believe is DX-54.

(DX Exhibit Number 54 was marked for
 identification.)
 BY MR. OLIVER:

Q. Mr. Kellogg, can you please explain what isshown in DX-54?

A. So this picture is actually a picture of the card I brought, and we've submitted a picture because we would like the opportunity to take this hardware back with us at some point in the near future.

10 So what we've done on this picture is pointed 11 to the key elements, and on the next page we'll 12 actually describe them further.

But fundamentally, if you start from the left -- and we'll go around it clockwise -- we point to an SDRAM or synchronous dynamic random access memory, which I think you're familiar with.

17 So that's the memory device and that's on the 18 memory carrier, which we'll describe in a minute.

Up in the top left is a key store module. This is a carrier that's in this assembly that tells us what information is actually stored on this card, because there are many processors all storing information in this card and we have to keep track of it.

25

So this is where we store the keys. This is

1 the information telling us what memory is on it.

By the way, that key storage is triple redundant and it works, so if any memory device fails, chances are we'll continue to operate without fault. That key store uses synchronous dynamic random access memory, so it's another industry standard memory.

7 Directly to the right of that and in the center 8 is the memory controller. This is the logic chip that 9 actually passes information from this assembly back to 10 the MCM, the processor module itself.

11 To the right is a FRU gate array module. 12 Effectively what this is is this is attribute data. 13 This is what the system goes out and reads to find out 14 what's installed on this particular card.

Down to the right you'll see a term "memory module." The memory module is referring to -- and I'll hold this back up again -- the memory modules are named for these carriers, these vertical assemblies that have the memory devices attached (indicating). Those memory modules are simplistically very similar to what you see in a PC.

Directly below that you'll see a pointer to what we call the memory interface chip with the black heat sinks or the little pins sticking up for cooling. This is the device that actually directly communicates
1 to the memory device.

2 Now, just to put it in perspective, for the 3 processor to talk to the memory device, the processor 4 has to pass information from the processor chip itself 5 to the memory controller on the MCM itself, from that 6 chip to the memory controller on this card, from the 7 memory controller to the memory interface chip, and 8 from the memory interface chip to the memory device in 9 the memory module. So the path is relatively lengthy. 10 The last item pointed out on there is the bulk 11 decoupling module, which is simply a whole bunch of 12 capacitors. 13 Now, Mr. Kellogg, if I noted correctly, it Q. 14 appears that there are nine SDRAMs in a typical module. 15 Is that right? 16 On the carrier here there are nine DRAMs, yes. Α. 17 And I think that compares to, you know, four or Q. 18 eight in a typical module for a personal computer? 19 A personal computer would typically have on a Α. 20 module 4, 8 or 16. 21 Q. Can you explain why this has nine memory 22 devices on the module? 23 Α. I can. The difference is this particular 24 memory module is only what I would describe as four 25 bytes wide or 36 bits and I actually access many of

these memory modules in parallel to get my, what I call 1 data word. 2 3 Can we go to the last page? 4 Yes. We can turn to the next demonstrative, Ο. please. This is DX-5 6 JUDGE McGUIRE: 54 is it? 7 MR. OLIVER: 55 I believe, Your Honor. 8 JUDGE McGUIRE: 55. Thank you. 9 (DX Exhibit Number 55 was marked for 10 identification.) 11 BY MR. OLIVER: 12 Ο. And what is illustrated on DX-55? 13 So this is actually the next to the last page, Α. 14 and what this page describes is the fact that a memory 15 card such as the one I brought would have 16 or 16 32 memory modules. It would have one memory 17 controller, as I pointed out. It would have eight 18 memory interface chips -- there's actually nine, the 19 ninth one being on the key store. It would have the 20 key store module itself with, as I mentioned, triple 21 redundancy. It would have this FRU gate array module, 22 which is what I described as vital product data, the 23 bulk decoupling module, and there's a connector off 24 the back, the VHDM or very high density module 25 connector.

1 MR. OLIVER: If we could then turn to the next 2 demonstrative, which would be DX-56. 3 (DX Exhibit Number 56 was marked for identification.) 4 5 BY MR. OLIVER: 6 Could you please explain what is illustrated on Ο. 7 DX-56. 8 Α. This last chart is intended then to take what 9 we've just shown you and put it in perspective in 10 regard to the number of devices and other complexity. We have then on the back side of this 11 12 assembly -- I'll hold it up for a second -- there's a 13 memory card. The memory card is the carrier for all 14 these components we're discussing. That memory card 15 has 26 layers. 16 The purpose of the 26 layers are to distribute 17 power as well as signals to all components on that 18 card. 19 The memory card then supports anywhere from 144 20 to 1,152 synchronous DRAMs. This is one of the special 21 elements about servers. Servers tend to have a lot of 22 memory and now they have significantly more than even 23 what we had in 2000. 24 Those chips allow us to put anywhere from 25 2 gigabytes to 32 gigabytes of memory on that For The Record, Inc.

Waldorf, Maryland (301) 870-8025

5008

1 particular card.

25

2	The memory DIMM or the memory module, those
3	vertical cards I described before, there are 16 or 32
4	of those, which I mentioned in the previous slide. The
5	memory module can have 9, 18 or 36 DRAMs, actually
6	SDRAMs for clarification. The memory module has
7	12 wiring layers and it supports 128 or 256-million-bit
8	SDRAMs, allowing us 128 to one gigabyte per DIMM.
9	As I mentioned before, you have two or four of
10	these cards per z900 frame and at time of introduction
11	in 2000 that allowed us 64 gigabytes of system
12	storage.
13	Q. Mr. Kellogg, just to help summarize what we've
14	just seen, can you please list again the elements of
15	what you would consider to be the central electronic
16	complex?
17	A. So the central electronics complex that I
18	showed in the original slides then consists of in the
19	center of this system an MCM which carries the
20	processors, the local cache, the interface chips. Just
21	to either side of that it includes the memory, the main
22	memory which is on these memory cards. And then just
23	to the right of that it has the primary interface to
24	the I/O.

The rest of that whole system is technology to

support that central electronics complex. This is
 really the heart of that mainframe.

Q. And then within the memory book package there, would you consider the memory controller, the memory interface, the memory card and the modules with chips themselves also to be part of that central electronic complex?

8 A. Yes, I would.

9 Q. Now, of that central electronic complex in the 10 z900, how much of that was designed by IBM?

11 A. All of it.

12 Q. Including the DRAM chips?

A. Just for clarification -- thank you -- the DRAM
chips themselves are industry-standard memory devices.
They're designed by a number of manufacturers and
standard with JEDEC.

Q. So in other words, IBM did not design the DRAMchips?

A. IBM did not design the chips. IBM participatedin the definition of those chips.

21 Q. And those chips again would be the

22 JEDEC-compliant chips?

23 A. Yes, they are.

24 Q. Now, putting the chips aside, at least with 25 respect to all the remaining elements of the central

electronic complex, how many of those did IBM design? 1 2 To my estimation, all circuitry on that central Α. 3 electronic complex was designed by IBM in regard to the silicon chips other than the memory devices. 4 There may 5 be one or two discrete, small devices such as E-square 6 EPROM, but I would say that 95-98 percent of the circuitry on that central electronics complex was 7 8 designed by IBM. 9 Ο. So in other words, IBM designed almost 10 everything except for the DRAM chips themselves? That is correct. 11 Α. What's the typical time frame for development 12 Ο. of an IBM server? 13 14 The design cycles for IBM servers are Α. 15 relatively long, typically in the two to three-year 16 range, depending on the complexity of the server. Now, I could also provide some further 17 information on that if the court is interested. 18 Q. 19 Okay. Go ahead. JUDGE McGUIRE: Well, go ahead. 20 I mean, I'm 21 going to have you ask the questions, and if I need to 22 interject, I will. 23 BY MR. OLIVER: 24 Thanks, Your Honor. 0. 25 Again, we'll keep it relatively brief, but if

you could provide a little more information about the
 time frame of development of IBM servers.

If I state so verbally instead of drawing that 3 Α. 4 out, the -- if I was to look at a midrange or high-end 5 server, in other words, a server that's developed using 6 IBM technology, that server, as I indicated, would be 7 in the range of two to three years, typically in the 8 range of two and a half years, and that's really 9 related to products that we have recently developed or 10 are developing.

If I was to break that schedule into the key elements, of the key elements, about one and a half years of that initial development cycle is the actual architecture and design of all -- of the system itself as well as the semiconductors that we showed in the central electronics complex and on this memory card other than the DRAMS.

Once that design is complete, it takes about three months to get those chips manufactured, first parts returned and a system powered up.

Assuming the system powers up and diagnostics can be run and testing can be initiated, in then about six months we would be prepared to finalize what we'd call a final pass design where we make logic changes required to correct any errors in the initial design.

That design activity might take three to six 1 2 months depending on the complexity of the change. 3 Again, the chips would be manufactured in a 4 semiconductor facility. Over a two to three-month 5 period, qualification testing could be initiated based 6 on whatever parts are fully functional. 7 We would continue to merge devices out of the 8 facility, semiconductor facility, to continue testing, 9 and within about nine months we would be prepared to 10 actually start selling the system. 11 If you were to add those numbers up with a 12 little bit of overlap, you would find a schedule, 13 again, in the range of two to three years, typically 14 two and a half years. 15 Q. Now, with respect to the z900 series server, 16 when did IBM start selling the z900? 17 This box began to be sold in December of 2000. Α. Do you recall when IBM started development of 18 Ο. the z900 servers? 19 20 It was in that particular case almost three and Α. 21 a half years before from an architecture standpoint and 22 three years before from a design standpoint. 23 Q. So it first became -- began architectural work in, say, mid-1997? 24 25 A. Yes.

Q. Now, does IBM have plans to sell a follow-on 1 2 model to the z900? 3 Yes. The follow-on model was announced in May Α. 4 and begins sale this month. 5 Ο. What is that model? 6 Α. The z990. When did IBM begin development of the z990? 7 Q. 8 Approximately three years prior to this date. Α. 9 What was the first IBM server that incorporated Ο. 10 DDR SDRAMs? 11 I can't say that I recall the name under which Α. 12 it was sold in the market. I do know the date. Would 13 that be adequate? 14 Ο. Okay. What's the date? 15 The first introduction of double data rate by Α. 16 IBM in a server product was in 5 of '01. May of '01. 17 And when did IBM begin development work on its Q. 18 server to incorporate the DDR SDRAMs? I didn't have a great deal of involvement in 19 Α. 20 that particular system, but I did in one that started 21 to ship shortly after that. 22 Q. Do you have an understanding of when development work started in the system you are familiar 23 24 with? The system I'm more familiar with is a 25 Α. Right.

1 family of pSeries systems which began to ship in 12 2 of '01. That was a broad-based family which we 3 continue to ship today. That product set, again, was 4 on about a three-year development cycle from initial 5 design to production.

Q. Now, at some point did IBM begin development of
memory interface units for its servers that would work
with both SDRAM and DDR SDRAM?

9 A. Yes, we did.

10 Q. And do you recall when IBM began to work on 11 memory interface units that would support both SDRAM 12 and DDR SDRAM?

A. It turns out that the memory interface chips on the memory card that I brought today, those are the eight, as it turns out, nine chips on this carrier with the black heat sinks. Those memory interface chips are designed to communicate to both SDR and DDR memory. Those chips had a design initiation in the third guarter of 1997.

20 Q. And in what products today does IBM use that 21 memory interface unit?

A. This particular chip is used predominantly in the z900. We have two other versions of this chip. We have a low-cost version with a different package. We have a slightly modified version also used in another

1 form factor.

2 This chip is used in one of three form 3 factors, in xSeries, pSeries, iSeries and zSeries 4 systems. Q. 5 Mr. Kellogg, I'd like to turn now to your 6 experiences with JEDEC. 7 First, let me ask generally, are you a member 8 or a participant in any industry standard organizations? 9 10 Α. Yes, I am. 11 Ο. And what organizations? 12 Α. I'm involved in JEDEC. Any others? 13 Q. 14 Α. No others. 15 Okay. When did you first become involved in Q. 16 JEDEC? 1989. 17 Α. 18 And do you still participate in JEDEC today? Q. Yes, I do. 19 Α. 20 In what JEDEC committees have you participated? Q. 21 I've participated in JC-42.5, JC-42.3, JC-40, Α. JC-16, and to a limited extent in JC-11. 22 Let's focus if we could on JC-42.3 and JC-42.5. 23 Q. 24 Do you recall when you began attending meetings of the JC-42.3 subcommittee? 25

A. Yes, I do. It was approximately -- it was 1 2 around 9-89, possibly 12-89. 3 And do you recall when you began attending Q. meetings of the JC-42.5 subcommittee? 4 5 Α. The same time. 6 Now, did you attend any JEDEC committee Ο. 7 meetings as IBM's official representative? 8 Α. Yes, I did. 9 Which committees or subcommittees? Ο. 10 Α. I was IBM's official representative to JC-42.5 11 pretty much from the start of that committee, again, in 12 1989. 13 I also have been the official representative to 14 JC-42.3 as the primary since later in the '90s, as an 15 alternate since early 1990s. 16 Who was the primary IBM representative to the Q. JC-42.3 subcommittee in the early 1990s? 17 18 Α. That was Gordon Kelley. 19 Now, would you say that during the early to Q. 20 mid-1990s you attended JC-42.3 and JC-42.5 subcommittee 21 meetings regularly? Yes, I did. 22 Α. 23 Did you attend JC-42.3 and JC-42.5 subcommittee Q. 24 meetings in the capacity of a memory manufacturer or a 25 memory user or both or some other capacity?

That was the slightly special thing about my 1 Α. 2 IBM participation in that I was representing in most 3 cases both a supplier as well as a customer. And by "a customer" you mean a user of memory? 4 Ο. 5 Α. That is correct. 6 Now, does JEDEC have a policy requiring Ο. 7 disclosure of patents or patent applications? 8 Α. Yes, they do. MR. OLIVER: May I approach, Your Honor? 9 10 JUDGE McGUIRE: Yes. 11 BY MR. OLIVER: 12 Q. Mr. Kellogg, I've handed you a document that's been marked as CX-2375 for identification. 13 14 Let me ask first, do you recognize this 15 document? 16 Yes, I do. Α. What is this document? 17 Q. This document is a set of minutes that I wrote 18 Α. based on a 3-94 JC-42.3 meeting. 19 20 Now, is this a document that you wrote at the Q. 21 meeting itself or at some point thereafter? 22 Α. This document was prepared at the meeting. 23 Q. Let me ask you to turn if you would, please, to 24 page 2. 25 And there's a reference about a quarter of the

way down the page or so to IBM. Do you see that? 1 2 Α. Yes, I do. 3 The paragraph there, if I read your handwriting Q. 4 correctly, I believe it reads, "IBM: Not full IBM position, IBM agrees to warn of potential applicable 5 6 patents, not to determine applicability. Companies must warn of potential applicability." 7 8 Do you see that? 9 Yes, I do. Α. 10 Q. Do you recall a discussion of IBM position 11 along these lines at this meeting? 12 Α. Yes, I do. 13 Let me ask first, do you recall who made the Q. 14 statement that you reflected here in these minutes? 15 Gordon Kelley. Α. 16 Now, can you please explain a little bit of the Q. 17 context in which Mr. Kelley made this statement? Ιf 18 you need to take a moment to look at your notes, please feel free to do so. 19 20 I recall this discussion as being associated Α. 21 with a TI quad CAS patent disclosure which I believe had occurred at this -- during this time frame, and 22 23 there's a discussion about patents underway. And 24 Gordon Kelley has taken a position -- now, at the time, 25 Gordon had a leadership role in the committee and

Gordon was reflecting the fact that it was -- it was 1 2 necessary for companies to warn of patents, and he was confirming that IBM agrees to warn of patent or 3 4 patent -- potential applicable patents. 5 Q. Let me take a step back first and ask if you 6 can give a brief description of your recollection of 7 the TI dispute that arose at this meeting. 8 I'm going to try to put this in the context of Α. 9 time, so I'm double-checking. 10 So my recollection is that prior to this situation, TI had filed suit -- I think against 11 12 Micron -- associated with the production of what we described as guad CAS devices, a device that had four 13 14 column address select lines. 15 So that was kind of the background of the 16 discussion underway. 17 Now, would it be possible to have the rest of 18 the question repeated? 19 Ο. Let me ask another guestion then. 20 I see on your notes starting on page 1 and 21 turning over to page 2 a number of company references, 22 a reference to TI, a reference to Sharp, a reference 23 again to TI, a reference to IBM, a reference to VLSI, 24 et cetera. 25 Do you see those?

1 A. Yes, I do.

4

Q. And it appears that your notes are reflecting
some type of ongoing discussion; is that right?

A. That is correct.

Q. Can you please explain your recollection of the discussion that you were summarizing here in your notes?

A. There was some concern in the committee, again associated with this TI patent on quad CAS devices because there was JEDEC activity associated with quad CAS. TI had brought some information to the meeting which they were presenting and that led to a discussion amongst some of the people in the room.

I attributed certain comments, I'm sure far from all of the comments, but some comments that I was able to write down as they were being discussed and I attributed them to the company that was making the comment.

19 Q. By the way, based on your recollection, was 20 this, you know, a fairly slow discussion or was this a 21 rapid discussion?

In other words, I'm trying to figure out how many -- how accurately you would have summarized -excuse me -- how many of the comments you would have captured in here.

MR. PERRY: Objection. Compound. 1 There's five 2 questions in there. 3 MR. OLIVER: I'll withdraw that. I'll withdraw 4 the question, Your Honor. 5 JUDGE McGUIRE: Okay. 6 BY MR. OLIVER: 7 I'm trying to get some sense of the nature of Ο. 8 the discussion at this meeting at this time. 9 From the notes, it's clear to see that several Α. 10 companies were concerned about the quad CAS patent, 11 mainly because I believe it was disclosed at a time 12 when validating activity was underway. At least in my recollection that was the situation. 13 So there was some emotion, and that is 14 15 reflected in my comments. 16 I don't recall the length of the discussion. I don't know if I captured all of the comments or a 17 18 portion, so I can really only speak to what's on this 19 page. 20 Okay. Well, let me come back then to the Q. 21 specific IBM comment that you've recorded here. Again, 22 it reads, "IBM: Not full IBM position, IBM agrees to 23 warn of potential applicable patents." 24 Now, what do you recall Mr. Gordon Kelley stating with respect to that, the sentence you've 25

1 written there in your notes?

A. Gordon Kelley was stating that IBM was willing and in fact we were already disclosing patent activity, so he was simply stating that we would warn of potential applicable patents.

Now, beyond this we were disclosing applications and other preapps, so he was simply making a statement, and what I mean by "not full IBM position" is I have here an excerpt of the IBM position. I don't know if I attributed that portion or Gordon did, but he is addressing at least the patent side of IBM's position, which is we'll disclose.

13 Q. I believe you referred in your answer to 14 preapps. What did you mean by "preapps"?

A. That's a term I use for disclosing plans to
apply for a patent. In other words, the application
hasn't yet been submitted to the patent office.

Q. Now, do you recall any other instances in which Mr. Kelley described the IBM position with respect to patent disclosure to the JEDEC 42.3 subcommittee?

A. I can't say that I recall by meeting what Gordon stated. I know that Gordon stated several times, likely many times, what IBM's patent policy was, when it was appropriate to do so. And I believe in

some ways he was pulling that up just so people
understood that it was important and that IBM was
following that policy.

4 So I recall the discussion. I can't attribute 5 specific meetings. I'm sure my notes would show 6 several.

Q. Without worrying about which specific meeting
any statement occurred at, can you please summarize
your recollection of what Mr. Kelley told the JC-42.3
committee with respect to IBM's position?

I believe that Gordon made it clear that IBM 11 Α. 12 and in fact that any company was obligated to disclose 13 patent activity, and sometimes we used the word 14 "patents," sometimes "patent and patent applications," 15 but the term I'm most familiar with was "patent 16 activity," and Gordon was indicating that IBM would 17 disclose patent activity that the participating members 18 were aware of.

Q. Do you recall Mr. Kelley ever telling the
 JC-42.3 subcommittee anything that IBM would not do?
 A. Yes.

22 Q. What do you recall?

A. Yes, I do. We're admittedly a big company, and memory is a small piece of this very big company, so one of the things that we felt impossible for us to do

would be to study/evaluate the entire patent portfolio
from IBM.

3 So Gordon more than once disclosed the fact 4 that we would not research patents, in other words, 5 attempt to study via keywords whether or not IBM had 6 patents associated with activities that we were not 7 directly familiar with.

8 So he did state that.

9 Q. Did Mr. Kelley ever say anything about what IBM 10 representatives would or would not do if there was a 11 specific request made to them?

A. I believe Gordon stated at least once and actually followed up -- that's why I'm comfortable with this -- but Gordon stated that if we were requested to evaluate the possibility of patents and if we were able to do so, we would investigate.

And I believe the one case that I recall is associated with what we described as bulk data arrays or what IBM used to describe as C4 interconnect packages.

Q. Now, do you recall Mr. Kelley ever telling JEDEC that IBM would not comply with the JEDEC disclosure policy?

A. No, I do not.

25 Q. Do you ever recall Mr. Kelley telling JEDEC

1 that IBM representatives at the meetings would not 2 disclose patents or patent applications of which they 3 were aware?

4 A. No, I do not.

Q. Do you recall anybody from IBM ever telling a JEDEC meeting that an IBM representative at the meeting would not disclose patents or patent applications of which they're aware?

9 A. No, I do not.

Q. If I could ask you to look back again at CX-2375, please, page 2, and if I could direct your attention in particular to about three-quarters of the way down the page.

14 A. Yes.

15 Q. There's a statement about Rambus that reads 16 "Rambus: Policy seems unworkable."

17 Do you see that?

18 A. Yes.

Q. I'd like to ask what your recollection is of
 the statement that is reflected in your notes there.
 A. My recollection is I heard something like this,

22 and my recollection doesn't go beyond that.

Q. After the date of this meeting, did you have any belief that Rambus would not follow the JEDEC disclosure policy?

I think the earliest that I became aware that 1 Α. 2 that might be the case -- and this was indirect --3 would have been upon Rambus' withdrawal from JEDEC. 4 MR. OLIVER: May I approach, Your Honor? 5 JUDGE McGUIRE: Yes. 6 BY MR. OLIVER: 7 Mr. Kelley, I've handed you a document that's Q. 8 been marked as JX-19. 9 Do you recognize this document? 10 Α. Yes, I do. What is this document? 11 Ο. 12 Α. This document is a package of what I would describe as the official JEDEC minutes for the JC-42.3 13 14 meeting on March 9, 1994. 15 Ο. If I could ask you to turn, please, to page 4. 16 And on the page underneath the caption 17 Patent Policy, if I could ask you just to read that to yourself, the remainder of page 4 and onto the first 18 19 paragraph of page 5. I'd like to ask you specifically 20 a couple of questions about the top of page 5, but I 21 would like for you to get the context first. 22 (Pause in the proceedings.) 23 Α. Okay. Now, the discussion in JX-19 beginning under 24 Ο. 25 the caption Patent Policy on page 4 and turning to the

top of page 5, does that appear to reflect the same 1 2 events that were recorded in your notes, CX-2375, that we looked at a moment ago? 3 4 Α. Yes. 5 Ο. If I could ask you to turn, please, to page 5 6 in JX-19, and specifically the statement at the top of 7 the page: "The committee was asked if the patent 8 policy is clear. The committee felt it was clear." 9 Do you see that? 10 Α. Yes, I do. 11 Do you have any recollection of the events Ο. 12 reflected in those two sentences? 13 Α. Yes, I do. 14 Ο. What is your recollection of those events? 15 My recollection is that after the discussion Α. 16 that was described in my notes, the discussion had led 17 some to question whether or not there really was any 18 confusion with the patent policy, and it was necessary to determine whether or not there was confusion with 19 20 the basic patent policy, the need and obligation to 21 disclose patent activity. 22 This vote was taken to see if everyone in the room agreed to the patent policy. My recollection is 23 24 that this was a unanimous vote. What I don't know is 25 if we followed the normal procedure, which is asking

for companies that disagreed to raise their hands 1 2 That's the easiest way to ensure unanimity. first. 3 However, this was a unanimous vote. 4 Now, in terms of a vote, how did this come Ο. 5 about? 6 Typically when a question like this is asked, Α. and we have a history of asking guestions to this 7 8 group, the question is asked again in a form and 9 generally we look for the negatives to see if anyone 10 disagrees and a show of hands is used to determine what 11 the vote is. 12 Ο. So it would be a show of hands of everyone 13 present in the room? 14 Α. That is correct. 15 And your recollection is that that show of Ο. 16 hands resulted in unanimity? My recollection is it was unanimous. 17 Α. One of the reasons I feel comfortable with that 18 19 is this was a critical question. I do remember getting 20 discussion because the quad CAS activity affected IBM, 21 for example. It was a serious question. 22 And if a company had indicated they were not 23 familiar with it, I would have logged a comment. I tended to log comments, especially comments that I 24 25 believed were important or potentially important.

Q. Now, Mr. Kellogg, have you yourself made any 1 2 disclosures of patents or patent applications during 3 your time at JEDEC? 4 Α. Yes, I have. 5 Q. On how many occasions have you disclosed 6 patents or patent applications at JEDEC? 7 I believe at least five. Α. 8 We won't go into all of those, but I would like Ο. 9 to look at one at least. 10 May I approach, Your Honor? JUDGE McGUIRE: Go ahead. 11 12 BY MR. OLIVER: 13 Mr. Kellogg, I've handed you a document marked Q. 14 as CX-21 for identification. 15 Do you recognize this document? 16 Yes, I do. Α. What is this document? 17 Q. 18 This document represents the official JEDEC Α. 19 minutes for a JC-42.5 meeting held on September 16, 20 1991. 21 Did you make a presentation at this meeting? Ο. 22 Α. Yes, I did. 23 If I could ask you to turn, please, to page 43 Q. 24 in CX-21. 25 Α. Okay.

Is this the presentation that you made? 1 Q. 2 Α. Yes, it is. 3 I see the letters MK in the lower left-hand Ο. corner. Are those your initials? 4 5 Α. Yes, they are. 6 And I see the caption at the top of JC-42.5Ο. 7 8 Byte SIMM Proposal. Do you see that? 8 Α. Yes, I do. 9 Could you just explain very briefly what an Ο. 10 eight-byte SIMM is. 11 An eight-byte SIMM is a memory module that is Α. 12 capable of providing 64, 72 or 80 bits of information 13 to a -- some other source. 14 Now, at the time that you made this Ο. 15 presentation in September of 1991, what, if any, was 16 your understanding as to whether IBM had any relevant 17 patent activity in the area? 18 Α. This proposal was actually out of our PC 19 division in Boca Raton and they had asked me to propose 20 an eight-byte memory module that they were considering 21 for use in some of their future products. 22 This proposal was compiled by me in an effort 23 to describe that proposal to the JEDEC committee. 24 At the time that you made this presentation, Ο. 25 did you understand one way or another as to whether IBM

1 had any patents or patent applications that were 2 relevant to this proposal?

A. When asked to make a showing, I asked the engineers if they had any patent activity planned, and they indicated they did.

6 So I was aware of patent activity; hence, that 7 affected my showing and my disclosures within JEDEC.

8 Q. Now, when you refer to patent activity, what do 9 you mean?

10 A. I described that before and I'll try to be very 11 consistent here. Patent activity to me is intent to 12 file, file, the actual filing itself or the issuance of 13 a patent, so I use that general term.

14 Q. Now, as of September 1991, had IBM actually 15 filed a patent application relevant to the eight-byte 16 SIMM?

17 A. No, we had not.

18 Q. If I could ask you to turn, please, to page 45 19 of CX-21.

20 A. Yes.

21 Q. And at the top of that page under the bullet 22 Proposal Status it reads, "IBM wishes to disclose full 23 details of this proposal in 12-91 product definition 24 remains volatile resolution of any potential patent 25 issues prior to showing."

1

Do you see that?

2 A. Yes, I do.

3 Now, what did you mean by the term "resolution Q. of any potential patent issues prior to showing"? 4 5 Α. My objective in making this statement was to 6 respond to the fact that I believed that patents would be filed and I needed to get resolution on that filing 7 8 activity prior to actually making a showing to the 9 committee. 10 Ο. But this was a statement that you did make to 11 the JEDEC committee; is that right? 12 Α. Yes. It's in the chart. 13 So in other words, you were putting them on Q. 14 some type of notice; is that right? 15 Α. I was warning the committee of expected or 16 planned patent activity within IBM Corporation associated with the material that I was showing. 17 18 MR. OLIVER: May I approach, Your Honor? 19 JUDGE McGUIRE: Yes. 20 BY MR. OLIVER: 21 Mr. Kellogg, I've handed you a document marked Ο. 22 as JX-9. 23 Do you recognize this document? Yes, I do. 24 Α. What is this document? 25 Ο.

This document represents the official JEDEC 1 Α. 2 meeting minutes for a JC-42.5 meeting dated December 2, 3 1991. Ο. So in other words, this is the next meeting 4 5 after the set of minutes we just looked at? 6 Α. Yes. 7 Now, did you make another presentation with Ο. 8 respect to the eight-byte SIMM at the 9 December 1991 meeting? 10 Α. Yes, I did. 11 If I could ask you to turn, please, to page 5. Ο. 12 If we could pull up item 9.9. It's a little 13 bit difficult to read on the hard copy, but I think we 14 can pull it up on the screen. If you'd take a look at item 9.9, is that the 15 16 presentation that you made? 17 Α. Yes, it is. 18 If I could ask you then to turn next, please, Ο. 19 to page 21 in JX-9. 20 And at page 21, is that the beginning of the 21 actual presentation that you made? 22 Α. Yes, it is. 23 And if I can ask you to turn to the next page, Q. on page 22, please. 24 25 If you could please summarize just in very,

1 very general terms what's reflected on page 22.

2 This page reflects the basic attributes of a Α. memory module being proposed, including the operating 3 4 voltage, the pin count, the rationale behind the form 5 factor that we were proposing, a few other attributes. 6 Now, is this essentially a repeat of the Ο. 7 presentation that you made in the September meeting or 8 was this in some way different? 9 It was a repeat in that it was the same Α. 10 fundamental concept. Some of the words are the same. 11 I edited the previous file. I simply added the 12 material. 13 So you added some additional detail in this Q. 14 presentation? 15 Α. Yes, I did. 16 If I could ask you to turn to the next page, Ο. 17 please, page 23. 18 There it reads "patent position." Do you see 19 that? 20 Yes, I do. Α. 21 Under that it reads: "IBM currently has a Ο. 22 patent application on this product proposal for which 23 no final determination has been made regarding the 24 breadth of claims nor the final disposition of the 25 application. IBM has a standard policy regarding the

licensing of patents, which is attached for 1 2 reference." 3 Do you see that? 4 Α. Yes, I do. Q. 5 Now, first of all, with respect to the 6 reference to a patent application, had an application actually been filed with the Patent and Trademark 7 8 Office as of December of 1991? 9 No, it had not. Α. 10 Q. So this is still before the application was 11 actually filed? 12 A. Yes, it is. 13 Now, the second line reads "for which no final Q. 14 determination has been made regarding the breadth of claims." Do you see that? 15 16 A. Yes, I do. 17 And what did you intend to convey in that Q. 18 phrase? 19 Α. This is clarification that in fact the patent 20 application had not been finalized and therefore we 21 weren't really sure what we'd be claiming yet in the 22 patent application itself. Q. And in the next line there's a reference to IBM 23 has a standard policy regarding the licensing of 24 25 patents. Do you see that?

1 A. Yes, I do.

2 If I could ask you to turn, please, to page 24. Ο. 3 This is a page with the caption IBM Worldwide 4 Patent Licensing Practice. Do you see that? 5 Α. Yes, I do. 6 Is that the standard policy regarding license Ο. 7 of patents that you referred to in page 23? 8 Α. Yes. 9 Now, the statement that is included here on Ο. 10 page 24 of JX-9, was that the final IBM position with 11 respect to licensing policy with respect to JEDEC 12 members on this particular product? 13 MR. PERRY: Objection. Lacks foundation and 14 vague as to what he means by "final." 15 MR. OLIVER: Your Honor, this is the IBM 16 representative who was presenting this particular 17 document to the committee. My question is whether he 18 or others at IBM had any intention of ever presenting any other document that might reflect different terms. 19 20 Well, that's a different question MR. PERRY: 21 about the intention of others. I just think the 22 question is unclear at this point. 23 JUDGE McGUIRE: Sustained. 24 Just restate the question, Mr. Stone. 25 MR. OLIVER: Thank you, Your Honor.

1

BY MR. OLIVER:

2 Based on your understanding, did you understand Ο. the document reflected at page 24 of JX-9 to be IBM's 3 final position with respect to its licensing policy 4 5 vis-a-vis JEDEC members? 6 Α. No. This was not the final IBM position. 7 What was your understanding? Ο. 8 My understanding is this is a standard Α. 9 It does not reflect the results of any document. 10 negotiations on a specific patent activity. 11 Q. Did IBM ever come back to JEDEC with any other statement of its licensing position with respect to the 12 13 eight-byte SIMM product? 14 Α. Not reflecting this proposal, no. 15 Q. Why not? 16 Because this proposal was not well-received by Α. 17 the committee and ultimately dropped by IBM. 18 What do you mean by "not well-received by the Ο. committee"? 19 20 They didn't really like it. Α. 21 MR. OLIVER: May I approach, Your Honor? 22 JUDGE McGUIRE: Yes. 23 BY MR. OLIVER: Mr. Kellogg, I've handed you a document marked 24 Ο. as CX-30 for identification. 25

1 Do you recognize this document? 2 Yes, I do. Α. 3 What is this document? Ο. This document is a copy of the official JC-42.54 Α. 5 committee meeting dated February 26, 1992. 6 Ο. If I could ask you to turn, please, to page 6. 7 Α. Yes. 8 And if I could direct your attention in Ο. 9 particular to item 10.1 towards the bottom of the page. 10 And it's very difficult to read on the hard copy, but 11 it might be easier on the computer screen. 12 Item 10.1 reads: Item 370 IBM eight-byte SIMM 13 IBM gave a second showing on this proposal 162 pins. 14 (see Attachment R). 15 Do you see that? 16 Yes, I do. Α. 17 Now, was this the same item that you had Q. 18 discussed at the September 1991 and presented at the December 1991 meetings? 19 20 It's fundamentally the same item and it shared Α. 21 the same item number I believe. 22 Q. Were there any differences between this 23 presentation and the one at the earlier one? 24 This presentation had differences in it as Α. 25 compared to the prior showing and those differences

were adequate that the patent activity no longer
 applied.

3 Q. Let me direct your attention to the following 4 sentence. It reads: "A patent has been applied for on the 180-pin version by IBM. The patent does not apply 5 6 to the 162-pin proposal IBM noted." 7 Do you see that? 8 Α. Yes, I do. 9 Now, the presentation during the February 1992 Ο. 10 minutes, that was the 162-pin version? Yes. I believe it was. 11 Α. 12 Ο. And the presentation that you had made in 13 September and December of 1991, was that the 162-pin 14 version or was that the 180-pin version or was that a 15 different version? 16 That was what became the 180-pin version, yes. Α. 17 So in other words, the patent application that Q. 18 you had disclosed in December related to the 180-pin 19 version, that was the application you're referring to 20 here with this statement? 21 Yes. Α. 22 Q. Now, what led you to make the statement that a 23 patent had been applied for on the 180-pin version but it did not apply to the 162-pin version? 24 25 Α. The changes associated with the proposal we are

making here were sufficient that we had effectively
 designed around our own patent application.

Q. I guess the question I'm asking is, as I understand it, the JEDEC policy would not require you to disclose if something did not apply, and so I was wondering why it is that you made a statement that the IBM patent application did not apply.

A. Just to clarify for the committee that this proposal was sufficiently different that the discussion from the December meeting in regard to patent activity didn't apply to this showing. I wanted to differentiate the showings.

Q. And by the way, had the patent application actually been filed with the Patent and Trademark Office by this time?

A. To my recollection, it had, but I can't confirmthat without checking.

Q. I'd like to ask a couple questions about JEDEC process and JEDEC goals if I could and then if I could ask based on your understanding, based on your

21 attendance at JEDEC meetings.

Did you understand it to be a goal of JEDEC to standardize the best technologies?

A. I have difficulty using the term "the besttechnologies."
The way I describe the JEDEC process is a lot 1 2 of good ideas are brought into a room and good 3 companies and good people debate attributes associated 4 with those proposals, and what ultimately emerges from 5 the JEDEC process is ideally a workable solution, one 6 that's acceptable to a large majority of the participants in JEDEC, and ideally one that we can 7 8 classify as truly an open standard without a lot of 9 patent concerns or other impediments to adoption. 10 Q. And is it, based on your understanding, is it 11 usually the best technology that prevails? 12 Α. I think I've used the term before that I lose 13 sleep over a lot of these standards. Do I perceive 14 JEDEC standards as the best? I'm sure some are, some 15 aren't, and then there's a whole bunch in the middle. 16 So I have difficulty with the word "best." 17 By the way, we referred earlier today to the Q. 18 quad CAS technology. Do you recall that? Yes, I do. 19 Α. 20 In the 1994 time period, when your notes Q. 21 reflect a discussion of that, did you have an 22 understanding of what the quad CAS technology was? 23 Α. Yes, I did.

Q. And can you please explain just very brieflywhat your understanding of that technology was?

The guad CAS device was a concept which 1 Α. 2 permitted a parity memory module, in this case 3 typically a four-byte parity memory module, to apply 4 all of the parity that's associated with that parity 5 memory module into a single device. 6 Now, just to clarify that, in effect, one device could replace four discrete devices that would 7 8 otherwise be required to provide that function. 9 Q. Now, based on your understanding in the early 10 1994 time period, did you view that as a valuable 11 technology? 12 Α. Yes, I did. 13 Is that a technology that you recommended that Q. 14 IBM use? 15 Α. Yes. And IBM did use that technology. 16 Is that a technology that in the early Ο. 17 1994 time period that you recommended that JEDEC 18 standardize? I believe I did. 19 Α. 20 I believe your notes that we looked at earlier Q. 21 reflected a certain discussion that took place at a JEDEC meeting. If you want, I think the notes are 22 23 still in front of you at CX-2375, if you would like to 24 look at them. 25 Α. Yes.

Q. If I could ask you to summarize generally what 1 2 the issue was that was being discussed as reflected on 3 pages 1 and 2 of your notes, CX-2375. 4 MR. PERRY: Your Honor, could I just be clear 5 that we're talking about whether or not he has a 6 recollection or not. If he's just summarizing these 7 notes, I don't think it's a proper question. 8 MR. OLIVER: I'll withdraw the question, 9 Your Honor. 10 JUDGE McGUIRE: Restate. 11 BY MR. OLIVER: 12 Q. If you could please look at your notes, and 13 then I'll ask you a guestion to see if that has 14 refreshed your recollection. 15 Α. Okay. 16 If I could just ask you to set your notes Ο. 17 down. 18 If I could just ask your recollection of what 19 was the subject of the discussion at that meeting with 20 respect to quad CAS technology. 21 The subject discussion at this point in time --Α. 22 and I must state, when questions are asked in the context of time when I don't have the material in front 23 of me, it is often difficult to place specific events 24 25 to specific times without specific reminders -- this

March '94 meeting was associated with our reaction to
 the existence of known patents and ballots that were in
 process within JEDEC.

Q. Perhaps my questions were not sufficiently5 clear.

6 If I could ask specifically to an earlier time 7 period, before JEDEC became aware of any TI patents 8 relating to quad CAS, at that point in time did you 9 recommend that JEDEC standardize the quad CAS 10 technology?

11 A. Yes. That was the clarification I was hoping 12 to achieve. To go beyond that, not only was I in 13 support of the concept, we were designing that function 14 onto our own DRAM devices.

15 Q. I see.

16 And why were you in support of the concept at 17 that time?

A. Because it was a good solution to allow us to
replace four discrete devices with a single device
providing the same function.

21 Q. Now, at some point in time did you come to 22 learn that Texas Instruments had one or more patents 23 relating to that technology?

A. Yes, I did.

25 Q. And do you recall approximately when you

1 learned that?

A. Only within the context of the notes. It appears as though it was late '93, but I don't recall other than via the notes.

Q. Now, what, if any, effect did your understanding that Texas Instruments had one or more patents relating to quad CAS have on your decision to support a JEDEC standardization of the quad CAS technology?

10 A. Once IBM became aware of the patents or of the 11 patent that read on quad CAS, from a JEDEC perspective, 12 we were obligated to request all activity be stopped. 13 We were obligated to consider work-arounds.

By "obligated," I'm simply describing the fact that the JEDEC guidelines discuss the fact that it's important for the committee to consider alternatives, and this was certainly a case where we'd have to consider alternatives.

19 Q. And did JEDEC in fact do that?

A. By "that" you mean we did terminate activity, the ballots were stopped, there was lots of discussion as evidenced by this particular meeting and I believe that continued for some series of meetings.

Q. Okay. Mr. Kellogg, are you aware of anycircumstances when a company advised JEDEC that it had

1 relevant patent rights and agreed to the RAND costs, in
2 other words, assured JEDEC that it would make licenses
3 available on reasonable and nondiscriminatory terms,
4 yet JEDEC nevertheless chose to investigate alternative
5 technologies?

6 A. Yes, I do.

Q. Can you please describe the examples that you8 can think of?

9 A. One very good example I remember was associated 10 with Cypress. Cypress disclosed a patent associated 11 with a PLL power-down mode. This is a device that 12 we're using on memory modules for our synchronous 13 memory standard.

And in that case, Cypress disclosed that the method by which we were powering or reducing the power dissipation on the device was covered by one of their patents.

18 The committee did consider the alternative of 19 continuing to use the method that Cypress was claiming 20 and that we had standardized, but we also investigated 21 alternatives, and ultimately we did adopt an 22 alternative which -- which was somewhat painful but not 23 significantly so, fortunately, in that case, but we did 24 adopt an alternative.

25 Q. Are you aware of any other circumstances in

1 which a company advised JEDEC that it had relevant 2 patent rights and agreed to RAND policy, but JEDEC 3 nevertheless investigated alternative technologies?

A. Well, there are several. A couple of them are associated with a company called Kentron.

6 Kentron was regularly coming in with 7 innovative -- what I perceived as relatively 8 innovative concepts, generally associated with memory 9 modules. And one of them was a card-on-card assembly 10 which would allow us to build high-density modules 11 without this stacking technology that we were currently 12 using.

Another was a way of doubling the data rate off a module without the need of using a technology that doubled the data rate on the memory device itself, so it was a way of doubling data rate on a card.

They also had some others.

17

And I think we had another -- for example, I think Hyundai came forward with a TRIMM, a triple in-line memory module, for which they disclosed patent activity and we simply decided there wasn't enough value there, we're going to do something different, so we did something different in that case.

And there are others, but those are immediate ones that come to mind.

Q. Did IBM ever have a situation in which it
 disclosed a relevant patent application and promised
 RAND terms and yet JEDEC considered alternative
 technologies?

A. Yes. There were several IBM proposals for which we disclosed patent activity and the committee showed no interest. I'm not exactly sure why they didn't. We think they were good ideas. But alternatives existed.

10 MR. OLIVER: Your Honor, I see it's approaching 11 five o'clock. This witness does have I think quite a 12 bit more to cover. I think I would have a logical 13 breaking place in about 20 to 25 minutes. Would it be 14 acceptable to perhaps continue to that?

15 JUDGE McGUIRE: Yes, that's fine.

16 BY MR. OLIVER:

Q. Mr. Kellogg, let me turn now to any involvement that you might have had with Rambus outside of JEDEC, and let me ask first, did you have any involvement with Rambus outside of JEDEC?

21 A. Yes, I did.

22 Q. Can you please describe what that involvement 23 was?

A. The initial involvement was associated withsome meetings held at IBM where Rambus had

representatives present their basic structure 1 2 associated with their first-generation Rambus device. 3 And did you attend those meetings? Ο. 4 Α. I attended several meetings. I don't recall 5 what percentage of those meetings I attended. 6 Now, at that time what did you learn about the Ο. 7 Rambus products or Rambus technology? 8 JUDGE McGUIRE: What time is it we're talking 9 That's not clear. about? 10 BY MR. OLIVER: 11 Okay. Mr. Kellogg, can you please explain what Ο. 12 time period you're referring to? 13 The time frame I was referring to in my Α. 14 response is associated with the early '90s. 15 And can you please explain at that time what Ο. 16 you learned about the Rambus technology? 17 Α. I became familiar with the Rambus technology or 18 proposal as being a combination of a memory device, a 19 memory form factor, a memory bus structure, a clocking 20 structure, which I would describe as a high-speed, 21 narrow-I/O, packetized interface. 22 Q. I believe you in the beginning part of your 23 answer referred to a memory device, a form factor and a 24 bus structure. 25 Can you please explain first what you mean by

1 "a form factor"?

A. Well, I'm almost using "memory device" and "form factor" in a similar manner. The package that the memory chip was placed in was also unusual in that it was a -- I believe at the time it was a vertical package, which was ideally suited for some of the proposals they were making to us.

Q. Now, at the time that Rambus was making these presentations to IBM, did you have any understanding as to whether the Rambus technology would be suitable for general use in the IBM product line?

A. I spent some portion of time on my own as well as talking to others considering this Rambus concept, this initial proposal, in pretty much the full range of IBM systems, PCs up through servers, just to see if there was something here that we could take advantage of to have some value to our systems, density, performance, reliability, something of that nature.

19 Q. And what was your conclusion?

20 A. My conclusion for the products that we were 21 considering that this was not an optimal solution.

22 Q. Why not?

A. It was somewhat dependent on the application.
In the case of the servers, it didn't provide
us a means of achieving the reliability or density, the

1 amount of memory chips per unit area that we needed to 2 achieve our performance objectives. Performance to 3 some extent is related to density.

In our PC products and some of the others, it just didn't seem to be the right answer in regard to things such as latency or some of the commands, some of the operations, the structure itself, the pluggable nature. It just didn't seem to be well-suited for the PC environment. It seemed cool for a game. And --

10 Q. You may have anticipated my next question. My 11 next question is whether there were any particular uses 12 that you understood Rambus technology might be 13 well-suited for.

14 Well, I believe even the Rambus team that we Α. 15 visited with in this time frame was using as a 16 demonstration vehicle an application that did not 17 require a large number of memory devices and could take 18 advantage of the bandwidth that the device was 19 offering. And those applications were very 20 predominantly game or in some cases more 21 video-intensive than what we saw in our systems. 22 Ο. Now, at the time that Rambus was making these

23 presentations to IBM in the early 1990s, did you have 24 an understanding as to whether Rambus had or had 25 applied for any patents relating to its technologies?

A. In the early '90s time frame, Rambus approached us through an IBM executive to disclose information. My recollection is in that disclosure -- I think we had to sign a nondisclosure agreement of sorts -- we were made aware of the fact that there was patent activity underway.

So I was aware and I have recollection of awareness of patent activity on Rambus' part associated with the products they were showing to us at the time.

Q. Now, at that time what, if any, was your understanding of the scope of coverage of Rambus' patents or patent applications?

14 Α. The only understanding I would have had would 15 have been my own expectations, and my expectations 16 would have been that patent activity would be 17 associated with the product they were showing us, the 18 specification, which to me was a narrow-I/O, high-bandwidth, packetized memory device or a card 19 20 with a loop-back clock structure and a few other 21 elements.

Q. Now, with respect to the meetings that you attended, the meetings involving Rambus representatives at IBM, did anyone from Rambus ever suggest to you or to others in those meetings that you attended that its

proprietary technology extended to products outside its 1 2 own RDRAM architecture? 3 Not to my recollection. Α. 4 Now, at any time did anyone from Rambus ever Q. 5 tell you or suggest to you that its proprietary 6 technology extended to products outside its RDRAM architecture? 7 8 MR. PERRY: Objection. Compound. 9 JUDGE McGUIRE: Sustained. 10 BY MR. OLIVER: 11 Q. At any time did anyone from Rambus ever suggest 12 to you that its proprietary technology extended outside the RDRAM architecture? 13 14 Α. I don't believe they did. I have no 15 recollection of that. 16 Q. Now, do you have an understanding as to 17 whether IBM ever entered into a license agreement with 18 Rambus? 19 Α. Yes. 20 Do you know for what technology IBM entered Q. 21 into a license agreement with Rambus? 22 Α. I recall that IBM signed at least two 23 licensing agreements, one associated with the design 24 and manufacturing of a memory device or devices of 25 varying densities and the second being a logic or

license of some form -- I never saw it; I was just 1 2 familiar with it -- that permitted us to design an 3 interface set of circuits that would allow us to communicate between our ASICs or our 4 5 application-specific integrated circuits and Rambus 6 devices on the channel. 7 MR. OLIVER: May I approach, Your Honor? 8 JUDGE McGUIRE: Yes. 9 BY MR. OLIVER: 10 Q. Mr. Kellogg, I've handed you a document that's been marked as CX-2370. 11 12 Do you recognize this document? Yes, I do. 13 Α. 14 Ο. What is this document? This document is a set of notes that I took 15 Α. 16 during a JEDEC JC-42.3 meeting in New Orleans on May 7, 17 1992. 18 Q. If I could ask you to turn, please, to page 3 of these notes. 19 20 And I'd like to direct your attention to the 21 fourth heading if you will. It reads "Siemens." Do 22 you see that? 23 Α. Yes, I do. 24 And it says "Siemens: Kernel of chip. Similar Ο. 25 to Rambus. Patent concerns? (No Rambus comments)." For The Record, Inc.

Waldorf, Maryland (301) 870-8025

Do you see that? 1 2 Yes, I do. Α. 3 Now, following this meeting, what, if anything, Q. did you do with respect to the information that's 4 5 reflected in those notes? 6 I don't recall taking any action following the Α. 7 meeting on that comment. 8 Q. And why not? 9 MR. PERRY: Your Honor, I just want to make 10 sure the question is do you recall or based on his recollection as to why not. Otherwise --11 12 JUDGE McGUIRE: Sustained. 13 MR. OLIVER: Thank you, Your Honor. 14 BY MR. OLIVER: Q. Following the May 1992 meeting, did you have an 15 16 understanding that Rambus had intellectual property applicable to SDRAMs? 17 18 No, I did not. Α. 19 And why not? Ο. 20 Why would I? Α. 21 MR. OLIVER: May I approach, Your Honor? 22 JUDGE McGUIRE: Yes. 23 BY MR. OLIVER: Mr. Kellogg, I've handed you a document marked 24 0. 25 as CX-2374.

1 Do you recognize this document? 2 Yes, I do. Α. 3 What is this document? Ο. This document is a set of notes that I compiled 4 Α. 5 at a JC-42.3 meeting in 9-22-93. 6 Ο. If I could direct your attention on the first page, the third main bullet "patent discussion." Do 7 8 you see that? 9 Α. Yes. 10 Q. Under that it reads "added Motorola BGA patent" and there's a number and then under that "added Rambus 11 patent number 5,243,703 9-7-93." 12 13 Do you see that? 14 Α. Yes, I do. 15 Now, did that indicate to you that Rambus might Q. 16 have intellectual property relating to JEDEC's ongoing 17 work? 18 No, it did not. Α. Q. Why not? 19 20 This is a disclosure of a patent with no Α. 21 reference to any JEDEC activity, so it's strictly a 22 patent. 23 Did you have any understanding of the scope of Q. 24 coverage of this patent? I don't think I read this patent, so I don't 25 Α.

think I had a view of the coverage of the patent
 itself.

3 Now, just so the record is clear, did anyone Ο. 4 from Rambus ever make any disclosures at JEDEC of any pending patent applications, to the best of your 5 6 recollection? I don't think so. I don't recall one. 7 Α. 8 During the time that you were at -- or you were Ο. 9 participating in JEDEC, do you recall anyone from 10 Rambus ever doing anything to put you on notice that 11 Rambus had or might have intellectual property relating 12 to ongoing JEDEC work? 13 Α. No. 14 And I think it's important to clarify 15 something. Coming to JEDEC and saying you have a 16 patent is nothing unusual. Lots of companies have 17 patents. It's extremely important to have a reference 18 for the patent. 19 In general, patents are disclosed during 20 activity, during a discussion on a product. And for a

21 patent to be thrown on the table in front of a room 22 full of engineers or just described doesn't allow us to 23 comprehend the implications of the patent.

24 So unless there's a relationship, unless we 25 understand how the patent affects an activity, then I

1 don't know what we'd do with that.

2 Is there any relationship between your last Ο. answer and the Rambus disclosure of its '703 patent? 3 My intention was to describe this and other 4 Α. 5 disclosures of this nature in the context that I 6 believe this disclosure and any other disclosure that 7 is unrelated and not coupled to a specific activity 8 doesn't allow us to comprehend the implications of the 9 disclosure.

Q. At the time that Rambus disclosed its '703 patent, did you have any understanding of the context in which Rambus was disclosing that patent?

A. "Understanding" might be the wrong word. Did I have an expectation, a belief? My belief was that this patent was a patent that was associated with the devices that they were showing us in the early '90s and that the patent was associated with a high-bandwidth, narrow-I/O, packetized interface with loop-back clock and other similar attributes.

20 Q. At the time that Rambus disclosed its 21 '703 patent, did Rambus provide any explanation of how, 22 if at all, that patent might relate to ongoing JEDEC 23 work?

A. I don't recall Rambus disclosing. If they had,I feel I would have written something down.

1 JUDGE McGUIRE: Well, then let me ask a 2 question.

3 Under your understanding of the patent policy, 4 when one discloses a patent, are you saying then that 5 if they haven't also disclosed the implications of the 6 patent, have they I quess adequately then disclosed the 7 patent under the patent policy? 8 THE WITNESS: No. That's kind of my point, and I appreciate the clarification. Because I'm not a 9 10 patent attorney and these patents are pretty complex. 11 JUDGE McGUIRE: We're just talking about -- the 12 question I'm asking you just deals with your 13 understanding of the patent policy at JEDEC. 14 THE WITNESS: Yes. 15 JUDGE McGUIRE: Okay. 16 THE WITNESS: Within the context of the patent 17 policy at JEDEC, disclosure of a number I don't believe 18 meets the patent policy. If the number is disclosed 19 not in any context of anything else. 20 Thank you, Your Honor. MR. OLIVER: 21 BY MR. OLIVER: 22 Q. Now, when, if at all, did you first learn that 23 Rambus contended that it had patent rights relating to 24 JEDEC-compliant products? 25 Α. I believe my first awareness of that would have

been with the first suits that were filed and somewhere in the 2000 time frame.

3 MR. OLIVER: Your Honor, this will probably be a convenient place to break for the day. 4 5 JUDGE McGUIRE: Okay. Very good. Now, I 6 understand he's going to be coming back on Friday. 7 Do we have some time frame as to how much more 8 time will involve his examination, for certain at least 9 complaint counsel, on direct? 10 MR. OLIVER: On direct, Your Honor, I expect it 11 could take another three hours or so. 12 JUDGE McGUIRE: And then Mr. Perry, how about 13 cross? Are you able to estimate? 14 MR. PERRY: Well, Your Honor, it's hard to 15 know. I didn't think it would be another three hours, 16 so there may be subject matters that I was unaware of, 17 which means I would have to go longer than I thought I 18 had to go. At the moment I think I probably have an hour to an hour and a half. 19 20 JUDGE McGUIRE: So that will put us tomorrow to 21 about three hours to 12:30 and then convene and then be 22 done by 3:30 or so. Okay. I just want to get some

23 feel.

If we adjourn, if we complete that, you know, before, say, 3:00, is there any alternative plan as to

what else we want to do, if anything? Involving 1 2 reading of depositions or anything like that? 3 MR. OLIVER: Yes, Your Honor. We still have 4 transcripts of Mr. Karp and --5 JUDGE McGUIRE: I know. And I was hoping to 6 get an order out on that on Friday. I'm not sure I'm 7 going to be able to do that. 8 Can we go into that in areas that won't be 9 impacted by the pending motion on that deposition? 10 MR. OLIVER: I'm not the best person to answer 11 that, but I believe we probably can, Your Honor. 12 JUDGE McGUIRE: I'm just asking this in case we 13 get done at 2:30 or so, I don't want to adjourn and we 14 get still -- we've only got about another two weeks for 15 you to -- well, we have the time it takes for you to 16 complete your case in chief, but at least the 17 understanding is you're trying to have that done by the 18 end of June, so I want to take full advantage of any 19 time we have. 20 So I'm just asking these questions so I'll 21 have some idea as to what we're going to be doing on 22 Friday. 23 Any comments? 24 MR. STONE: I just was going to say I think there probably is a way. We can confer with complaint 25 For The Record, Inc.

Waldorf, Maryland (301) 870-8025

counsel about the Karp deposition and find sections that don't involve the issues that are --JUDGE McGUIRE: Okay. Very good. Then we will convene tomorrow morning at 9:30. This hearing is in recess. (Time noted: 5:19 p.m.)

CERTIFICATION OF REPORTER 1 2 DOCKET NUMBER: 9302 3 CASE TITLE: RAMBUS, INC. DATE: June 12, 2003 4 5 I HEREBY CERTIFY that the transcript contained 6 herein is a full and accurate transcript of the notes 7 8 taken by me at the hearing on the above cause before 9 the FEDERAL TRADE COMMISSION to the best of my 10 knowledge and belief. 11 12 DATED: June 13, 2003 13 14 15 16 JOSETT F. HALL, RMR-CRR 17 18 CERTIFICATION OF PROOFREADER 19 20 I HEREBY CERTIFY that I proofread the 21 transcript for accuracy in spelling, hyphenation, 22 punctuation and format. 23 24 25 DIANE QUADE For The Record, Inc. Waldorf, Maryland

(301) 870-8025

5064