1			FEI	DERAL !	TRAD	E COMMIS	SION	
2	I N D E X							
3								
4	WITNESS:	DIRE	СТ:	CROS	S:	REDIREC	т:	RECROSS:
5	RHODEN	260						
6								
7	EXHIBITS*		FOR	ID	ADM	ITTED	WITH	DRAWN
8	CX							
9	Number 34					450		
10	Number 42					336		
11	Number 20	4				311		
12	Number 20	8				326		
13	Number 302	2				311		
14	Number 30	6				345		
15								
16	RX							
17	None							
18								
19	JX							
20	Number 10					450		
21	Number 13					455		
22	Number 21					469		
23	Number 26					475		
24								
25	*Exhibits	were	pren	narked	for	identif	icati	on

1	EXHIBITS*		FOR	ID	ADMI	ITTED	WITHDRAWN
2	JX						
3	Number 28				Z	184	
4	Number 29				L	189	
5	Number 54					353	
6	Number 56				L <u></u>	158	
7	Number 59				3	357	
8							
9	DX						
10	Number 1				2	274	
11	Number 2				2	291	
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25	*Exhibits	were	pren	narked	for	identif	ication
	For The Record, Inc.						

1 UNITED STATES OF AMERICA 2 FEDERAL TRADE COMMISSION 3 4 In the Matter of:)) Docket No. 9302 5 Rambus, Inc. 6 -----) 7 8 9 Thursday, May 1, 2003 10 9:30 a.m. 11 12 13 TRIAL VOLUME 2 14 PART 1 15 PUBLIC RECORD 16 17 BEFORE THE HONORABLE STEPHEN J. McGUIRE Chief Administrative Law Judge 18 19 Federal Trade Commission 20 600 Pennsylvania Avenue, N.W. 21 Washington, D.C. 22 23 24 25 Reported by: Susanne Bergling, RMR For The Record, Inc.

Waldorf, Maryland (301) 870-8025

1 APPEARANCES:

2

ON BEHALF OF THE FEDERAL TRADE COMMISSION: 3 4 M. SEAN ROYALL, Attorney 5 GEOFFREY OLIVER, Attorney Federal Trade Commission 6 601 New Jersey Avenue, N.W. 7 Washington, D.C. 20580-0000 8 (202) 326-3663 9 10 11 ON BEHALF OF THE RESPONDENT: 12 GREGORY P. STONE, Attorney 13 STEVEN M. PERRY, Attorney 14 PETER A. DETRE, Attorney 15 Munger, Tolles & Olson LLP 16 355 South Grand Avenue, 35th Floor Los Angeles, California 90071-1560 17 (213) 683-9255 18 19 and 20 A. DOUGLAS MELAMED, Attorney 21 Wilmer, Cutler & Pickering 22 2445 M Street, N.W. Washington, D.C. 20037-1420 23 24 (202) 663-6090

25

1	PROCEEDINGS
2	
3	JUDGE McGUIRE: This hearing is now in order
4	and convened at 9:30 a.m. Counsel, how is everyone
5	this morning?
6	Before we start today with the presentation of
7	the case in chief by the Government, are there any
8	issues that should come at this time to the Court's own
9	attention?
10	If not, the Court seeks to inquire of the
11	parties, have they made any progress toward the issue
12	raised by the Court on the agreement the parties had
13	entered into on what items of evidence were going to be
14	offered and entered into this record?
15	MR. ROYALL: Your Honor
16	JUDGE McGUIRE: Mr. Royall?
17	MR. ROYALL: good morning.
18	JUDGE McGUIRE: Good morning.
19	MR. ROYALL: Mr. Stone and I did speak about
20	that last night, and I think the short answer is we
21	have made progress. We're not at a point at which
22	we've finalized something that we can present to you,
23	but we hope that we will be at that point soon. Part
24	of it involves obviously reviewing and paring down the
25	evidence, and that may take a little while, but we do

For The Record, Inc. Waldorf, Maryland (301) 870-8025 258

expect that we are going to be able to do that and then have a stipulation that also maybe includes some of the features of the other stipulation but will have the effect of paring down what we're presenting at this time.

6 JUDGE McGUIRE: All right, Mr. Stone, do you
7 want to comment?

8 MR. STONE: Yes, that's correct, Your Honor. JUDGE McGUIRE: All right, then let me advise 9 then on that basis and clarify even further the Court's 10 concern over this issue. It has decided to vacate the 11 12 earlier order entered into by the parties, and until 13 such time that the parties are able to agree on an 14 agreement on evidence that can be approved by the 15 Court, any items offered into this evidence shall be I 16 think ruled upon one at a time.

17 Are we clear on that?

18 MR. STONE: Yes, Your Honor.

JUDGE McGUIRE: Any evidence that is offered in this hearing and excluded shall still be preserved for any possible appeal purposes, okay? Are we clear?

22 MR. STONE: Yes.

23 MR. ROYALL: Yes, Your Honor.

24 JUDGE McGUIRE: Is there anything else either25 side wants to comment on?

1 MR. ROYALL: Not at this time. 2 JUDGE McGUIRE: If not, then at this time we 3 will hear presentation of the case in chief by the 4 complaint counsel. 5 MR. OLIVER: Good morning, Your Honor. 6 JUDGE McGUIRE: Good morning. 7 MR. OLIVER: Complaint counsel calls to the stand Mr. Desi Rhoden. 8 9 JUDGE McGUIRE: Mr. Rhoden, could you please 10 approach the bench and be sworn. 11 Whereupon--12 DESI RHODEN 13 a witness, called for examination, having been first 14 duly sworn, was examined and testified as follows: 15 JUDGE McGUIRE: Please have a seat right there, 16 Mr. Rhoden. Thank you. 17 DIRECT EXAMINATION 18 BY MR. OLIVER: 19 Q. Good morning, Mr. Rhoden. How are you today? 20 Α. Good morning, fine. 21 Could you state your full name for the record? Ο. 22 My name is Desi Rhoden. Α. 23 Are you currently employed, Mr. Rhoden? Q. I currently hold the title of president and CEO 24 Α. 25 for Advanced Memory International, that position being

1 unpaid at this time.

2 THE REPORTER: Could you speak into the 3 microphone, please? 4 BY MR. OLIVER: 5 Ο. Now is Advanced Memory International also known as AMT-2? 6 That is correct. 7 Α. What is AMI-2? 8 Ο. AMI-2 is a consortium, nonprofit consortium of 9 Α. memory suppliers and infrastructure providers from 10 around the world that have banded together to develop 11 12 and coordinate the development of infrastructure for 13 the memory industry. 14 MR. PERRY: Your Honor, we're having trouble 15 hearing. I'm not sure the mike is on. JUDGE McGUIRE: I'm sorry, sir, could you try 16 17 to speak again as a test? 18 (Discussion off the record.) JUDGE McGUIRE: Back on the record. 19 20 At this time, you may continue, and perhaps we 21 should just, you know, start all over, Mr. Oliver. 22 MR. OLIVER: Okay, thank you, Your Honor. 23 BY MR. OLIVER: Mr. Rhoden, could you state your name for the 24 Q. 25 record again please?

3 Rhoden? I currently hold the title of president and CEO Α. 4 5 for Advanced Memory International, a position that is 6 unpaid at this time. What is AMT-2?7 Ο. 8 AMI-2 is a consortium, a nonprofit consortium Α. 9 of memory suppliers and infrastructure providers that have banded together for the coordination and 10 development of infrastructure for the memory industry. 11 12 Could you please describe your responsibilities Ο. as president of AMI-2? 13 14 Α. Yes, my responsibilities as president, I work 15 with companies within the industry, all of the infrastructure players, people that are involved in the 16 17 industry to help coordinate the development and 18 infrastructure, if you will, all of the bits and pieces that have to go into making a complete system work in 19 20 the industry. 21 Q. Mr. Rhoden, what is your educational background? 22 23 I have a Bachelor's and a Master's Degree in Α. electrical engineering from Colorado State University. 24 25 Q. Could you please give us a brief description of For The Record, Inc.

Yes, my name is Desi Rhoden.

And where are you currently employed, Mr.

1

2

Α.

Q.

Waldorf, Maryland (301) 870-8025 262

1 your work experience?

2 Α. Yes, I attended college. I was drafted, I 3 spent some time overseas in Vietnam. I returned. I spent about ten years or a little more working as an 4 5 electrician, returned to school, worked as an 6 instructor for one of the colleges at the university, and upon receiving my Master's, I worked at Storage 7 8 Technology for a short period of time, spent about eight years at Hewlett Packard, about five or six years 9 at VSLI Technology, and the last three years, I have 10 been at Advanced Memory International. 11 12 Could you please briefly describe your work at Ο. 13 Hewlett Packard? 14 Yes, while I was at Hewlett Packard, I was a Α. 15 design engineer and worked as -- Hewlett Packard calls 16 them scientist people that work as the technical leads 17 for their technical development programs, working 18 together with the development of integrated circuits, 19 chips, if you will, and high-speed systems and 20 interfacing with outside customers. 21 You mentioned chips. What types of chips did Ο. you work with at Hewlett Packard? 22 23 This would be silicon chips, interface chips Α. for memory, interface chips for graphics development, a 24

25 number of different things inside the computer itself.

Q. Now, you mentioned that you had worked for a
 company named VLSI after leaving Hewlett Packard. Is
 that right?

A. Yes, VLSI is the company name. It also happens to be a common industry acronym. The acronym stands for very large-scale integration, but the company is just VLSI Technology.

8 Q. What does VLSI Technology do?

VLSI Technology is a -- well, it is no longer. 9 Α. It was purchased by Phillips a few years ago. 10 It was at the time an ASIC development house, and this is a 11 12 company that would develop custom integrated circuits 13 for particular customers. They also developed some of 14 their own chips that they sold on the open market. 15 They were one of the first providers of computer 16 chipsets for the personal computer industry.

Q. You mentioned the term "ASIC." Could youplease spell that and describe what that is?

A. Yes, ASIC is A-S-I-C and stands forapplication-specific integrated circuit.

21 Q. Could you please describe your work at VLSI? 22 A. Yes, when I was at VLSI, I came there as a --23 to start a program for them, to develop a design team 24 and -- as well as continue my work inside of the 25 industry memory coordination and standardization and

worked as the liaison -- I worked as a manager, director and eventually I was an engineering fellow, which is sort of the technical liaison, if you will, or technical lead for a lot of programs inside the company.

Q. Turning now to your work at AMI-2, what types
of companies do you interact with in your work at
AMI-2?

9 Α. Okay, the kinds of companies that I would work with and still do work with inside of AMI is -- would 10 include memory suppliers, the people who actually 11 12 manufacture memory chips; motherboard providers, the people who actually make the boards that go into your 13 14 computers; processor suppliers, people who make the 15 processors; chipset providers; logic providers; module 16 makers; people who make basically all the different 17 pieces that make up computers or gaming machines or 18 whatever.

19 Q. Mr. Rhoden, you have referred to memory now a 20 few times. Could you please explain first, when did 21 you first begin working with memory?

A. One of my primary roles inside of HP is -- as part of high-speed system development, memory is a critical element inside of any computer system, and in that system, I started working early with memory, and

1 I've been doing that almost my entire career. 2 Ο. Mr. Rhoden, if we could perhaps turn now to 3 explore memory in a little more detail. Are you familiar with the term DRAM? 4 5 Α. Yes, I am. 6 Ο. What is DRAM? 7 Α. Well, DRAM is a type of memory that's -- DRAM 8 is dynamic random access memory. 9 Q. Are there other types of memory? Well, there's many types of memory. 10 Three come Α. to mind. The three major types of memory would be DRAM 11 12 and SRAM and flash. 13 What is SRAM? Q. 14 Α. SRAM is static random access memory as opposed 15 to the dynamic that we talked about before. 16 What is the difference between static and Ο. 17 dynamic ram? 18 Α. Okay, in static, the SRAM, in static, static 19 memory is a type of memory where the information that 20 is stored stays in the memory without refresh until it 21 moves from the chip. On the other hand, dynamic is 22 something that is a temporary storage, if you will, and 23 it does require refresh. Dynamic memory, you can have a lot more bits 24 25 and pieces that you actually store than you can in

static memory. So, it's desirable from a quantity
standpoint, but you do have to refresh it in the
memory, so that's why you call it dynamic.

Q. Just approximately, how often does dynamicmemory have to be refreshed?

A. Well, it -- memory has to be refreshed about every few -- five or six milliseconds is the refresh cycle, so about 6428 milliseconds is the typical -- and this is a very small period of time. So, every fraction of a second, there is an operation actually that it would go through to refresh the memory.

12 Q. And a millisecond is what?

A. A millisecond would be one-one-millionth of asecond.

15 Q. Now, you also referred to flash memory. What 16 is flash memory?

17 Flash memory is similar to the other types of Α. 18 memory in that it also stores information, but flash 19 memory is what we use in the industry, we call it 20 nonvolatile, and that means that it still retains what 21 is in that memory even after power has been removed. What is the most common use of DRAM? 22 Ο. 23 Probably the largest percentage of DRAM winds Α. up in computer systems like the computers you see 24 25 around the courtroom today. Computer memory is

contained in all of the devices that you see around
 here, DRAM.

3 Ο. How is DRAM used in a computer? Α. DRAM is actually the scratchpad, if you will. 4 It is the -- it's the area where all transactions and 5 6 information is stored and processed, stored and 7 retrieved in the computer while it's in operation, 8 during the operation, so it's the scratchpad where you 9 are jotting down notes before you are actually trying 10 to save anything permanently. Where in the computer is DRAM located? 11 Ο. 12 Perhaps a picture or two would be helpful. Α. Ι 13 think I have some pictures that would show you better. 14 MR. OLIVER: Excuse me, Your Honor, I am 15 technically challenged and need help for a moment. 16 MR. STONE: Your Honor, we had had an 17 understanding that we were going to exchange 18 demonstratives 24 hours in advance of the witness' 19 testimony where the demonstratives are going to be Obviously there is nothing particular about this 20 used. 21 demonstrative, but I do think that's our understanding, and if it's not, I think we should just be clear we are 22 23 not going to exchange demonstratives.

JUDGE McGUIRE: Is that the understanding, Mr.Oliver, that you had entered into?

For The Record, Inc. Waldorf, Maryland (301) 870-8025 268

1 MR. OLIVER: Your Honor, I had actually 2 proposed that and I had not heard back. 3 MR. STONE: Then that's my -- I had said at the time it was fine. I said anything you wanted to 4 5 propose in that regard was fine. 6 MR. OLIVER: That apparently was a 7 miscommunication, Your Honor. 8 MR. STONE: My fault, then. MR. OLIVER: We do have a hard copy here --9 Well, if it is not going to be 10 JUDGE McGUIRE: an understanding, it is going to be an order of the 11 12 Court that that occur. So, if you want to take some time, I don't know if we need to take time here --13 14 MR. STONE: We don't need any time on this one, 15 Your Honor. JUDGE McGUIRE: -- but in the future, let's 16 17 abide by that rule, that 24-hour exchange, all right? 18 MR. OLIVER: Yes, Your Honor. JUDGE McGUIRE: All right, then let's proceed. 19 20 MR. PERRY: Thank you. 21 BY MR. OLIVER: Mr. Rhoden, I had asked you to explain where 22 Q. 23 DRAM is found in a computer. Certainly. What you see here in this first 24 Α. 25 foil is a picture of a computer with the three major

elements. You have the display, the keyboard and then
 the box that contains all of the computer elements.

If you go to the next foil, you will see that you can open up the box, the tower, the pizza box, whatever you -- people have lots of different names for it depending upon its configuration, and inside, what you can see is the inside where there is a motherboard, which is the principal backbone, if you will, that everything plugs into.

It's a little difficult to see here, but 10 11 perhaps if you go to the next picture, you can see a 12 picture of a motherboard that actually has been extracted, and memory itself is -- the DRAM itself is 13 14 contained at the bottom right-hand corner. You see 15 some slots across the -- I think perhaps if you hit the 16 next display key, there you see the memory module is 17 actually located at the bottom of the display. You can 18 see it right here, yes.

MR. OLIVER: Your Honor, I see that Mr. Rhoden is trying to point to the figure on the screen. Would it be possible to turn one of the screens towards you so that he could point out certain aspects to you? JUDGE McGUIRE: I'm sorry, is it possible to do what?

MR. OLIVER: To turn one of these screens

25

1 towards you so that Mr. Rhoden could point out certain
2 aspects of the picture to you?

3 JUDGE McGUIRE: Well, I've got it right here, I
4 mean --

5 THE WITNESS: Yes, you have. I will do my best 6 to describe the location.

JUDGE McGUIRE: Just describe what corner it's in, and if we have any other concerns in that regard, then we will turn around the screen. I'm trying to help everyone here.

11 MR. PERRY: Could I suggest that you might have 12 a hard copy and you could draw on it, where he's 13 describing, you could circle it for your future use? I 14 don't know, maybe --

JUDGE McGUIRE: What we'll do, and I think I had indicated this earlier prior to starting the hearing, that if there was a time when I had to have a hard copy, then I would ask for it. So, that's what we'll do in the future, but I don't think I have to have it here.

21 MR. OLIVER: Okay, thank you, Your Honor.

22 THE WITNESS: Okay.

BY MR. OLIVER:

24 Q. Mr. Rhoden, I note that on the drawing there's 25 a reference to a CPU microprocessor. What is that?

1 Actually, CPU is a terminology that stands for Α. 2 the central processing unit, also known as the 3 microprocessor. This is the central brain, if you will, of the computer. It's the one that processes 4 5 information and makes decisions based on the information that it's processing. And all of this 6 7 immediate storage that it uses, temporary storage it 8 uses, would be there in the memory modules located in the DRAM. 9

10 Q. I also see a reference to memory modules. What 11 is a memory module?

12 Okay, if you look there between the yellow Α. 13 lines that are defined as memory modules, you will see 14 individual integrated circuits, individual chips, if 15 you will, that look in a vertical position. They are 16 actually mounted onto a separate PC board, a very small 17 one, and that PC board is a combination, a grouping, if 18 you will, of memory devices, and the grouping comes in 19 something that we term as a module.

20 So, you see -- in this one, you see eight 21 memory devices on a particular module, and then you see 22 three module sections plugged into the computer here. 23 MR. OLIVER: Your Honor, may I approach?

24 JUDGE McGUIRE: Please.

25 MR. OLIVER: I would like to show this to the

1 witness, please.

2 JUDGE McGUIRE: All right.

3 BY MR. OLIVER:

Q. Mr. Rhoden, I have handed you an object. Whatis that object?

6 Α. This is an example of a memory module, much 7 like the one that you see in the picture here. You see 8 the eight memory devices that are actually on the 9 module. The module itself is just a small printed circuit board, and it's connected through an edge 10 connector that would then plug into what is this 11 12 motherboard. The motherboard is essentially the place 13 where everything gets connected together.

MR. OLIVER: Your Honor, could I invite Mr.
Rhoden to step up and opposing counsel to step up so
Mr. Rhoden could point out the memory module to you?

17 JUDGE McGUIRE: Yes, that's fine.

18 BY MR. OLIVER:

19 Q. Mr. Rhoden, if you could please approach the 20 Bench, and if you could point out to His Honor the 21 parts of the module that you just explained.

A. Yeah, the memory device itself is this chip that you see here. You'll see this repeated eight different times across here. This would be -- the module itself is interconnected through the wires, the

1 traces that you see on the circuits and on the back, 2 and there's also some inner layers inside this printed 3 circuit board. These would be some of the support chips that go along with it, just resistors and --4 5 excuse me, resistors and capacitors that would go along The whole unit itself is termed a 6 with this module. 7 memory module, and that's how we look at it. 8 JUDGE McGUIRE: Okay, thank you very much. MR. OLIVER: Your Honor, would it be possible 9 to mark this and to enter this as a demonstrative 10 exhibit in the record? 11 12 JUDGE McGUIRE: Do you have any opposition to 13 that, Mr. Perry? 14 MR. PERRY: No, Your Honor. 15 JUDGE McGUIRE: If not, yes. 16 How do you want to mark this? DX-1?17 MR. OLIVER: That would be fine. 18 JUDGE McGUIRE: At this time, it will be 19 entered as DX-1. 20 MR. OLIVER: We will mark that at a break and 21 enter that with the court reporter. 22 JUDGE McGUIRE: All right, fine. 23 MR. OLIVER: Thank you, Your Honor. (DX Number 1 was marked for identification and 24 25 admitted into evidence.)

1

2 Q. Mr. Rhoden, are you familiar with the term 3 "chipset"?

Yes, I am. Chipset is the term inside -- that 4 Α. 5 we use in the industry that defines a grouping of chips that actually are the traffic cops for the motherboard. 6 7 They connect all these pieces together, the memory, the 8 CPU, all of the different I/O devices, the input, output, things like keyboard, graphics display, all of 9 that that would be contained to the left-hand -- most 10 left-hand half of that picture that you see of the 11 12 motherboard, and you'll see two main chips on either side and one of the primary support chips that goes 13 14 along with the chipset itself in the middle.

15 Q. How are these various components connected 16 together?

17 Well, on the motherboard, you can actually see Α. 18 there's a number of traces, but rather than try to figure out how they're connected here, perhaps a 19 logical drawing -- this is a physical lavout, and I 20 21 think the next demonstrative has a physical layout --22 this is actually the logical description of what goes 23 on, much more simplified than what takes place. Mr. Rhoden, perhaps before we move to the 24 Ο. 25 logical diagram, if I could approach again, Your Honor,

1 I would like to present you with an actual

2 motherboard --

3 A. Okay.

Q. -- and again, I would like you to point out the
components on the motherboard itself.

6 A. Sure.

7JUDGE McGUIRE: All right, you may approach.8THE WITNESS: The -- in this particular -- what

9 you see here --

10 JUDGE McGUIRE: Hold on until opposing counsel
11 has a chance to --

12 MR. PERRY: I'm sorry.

13 THE WITNESS: That's okay. This would be the 14 CPU, the central processing unit, microprocessor, if 15 you will. Then there are -- the chipset that is here, 16 contained with a few others that are separated around 17 here, and this would be then memory modules that would 18 plug into this device, and this being the traffic cop 19 that connects, as the memory controller, the 20 communication to the memory, and it also has other bits 21 and pieces that communicate with the rest of the 22 system.

This is what communicates with the outside world, the I/O, if you will, that would be your keyboard, monitor, those types of things. Those memory

1 modules, actually the modules that you have, would 2 actually plug right into here, okay? 3 JUDGE McGUIRE: Okay, thank you. MR. OLIVER: Your Honor, I will need to 4 5 double-check to see if I have permission to use this before it's entered into the record. 6 7 JUDGE McGUIRE: Okay, okay. 8 MR. OLIVER: If I am able to get such 9 permission, then perhaps later today I will --10 JUDGE McGUIRE: Yes. 11 MR. OLIVER: -- request that. 12 JUDGE McGUIRE: And if so, we will have it marked as DX-2, if you decide to do that. 13 14 MR. OLIVER: Okay, thank you. 15 BY MR. OLIVER: 16 Mr. Rhoden, you had referred to a demonstrative Q. 17 that you believed could help explain the bus. Could 18 you please explain this demonstrative? 19 Α. Certainly. This interface that you see here, 20 the one that says DRAM basic interface, is actually a 21 very simplified block diagram of what you saw on the 22 motherboard. It's much easier to explain, because 23 there's a lot of pieces on a motherboard, and rather than jump right into the middle, it's easier to start 24 25 with a block diagram, if you will.

You see the CPU that is on the left, that's the central processing unit where all information is computed, and then in the middle, you see the chipset, and you see a memory controller along with other functions, and other functions could be a broad range of things.

7 Then to the right you see the DRAM. So, the 8 connection and the traffic cop, if you will, you see 9 that there are some -- there's connections, you see 10 both directional arrows going between the memory 11 controller and the CPU, and likewise, there is similar 12 connections that go from the memory controller into the 13 DRAM.

The -- perhaps it's -- it would be useful here to describe how the interface, the bus that actually connects the CPU and the similar one that connects to the memory module, there's a clock -- a system clock that actually connects it together, and you will see it's highlighted here in blue.

In addition to that, you will have control signals that provide the type of command, if you will, or the type of operation that's being -- that's going to transpire between the memory controller and the DRAM.

In addition, you have to have some address

25

1 lines. We talked about this being random access, and 2 so since it's random access, you need to provide an 3 address randomly, so that the address would be the red 4 lines that you see here.

5 And the final element that completes all of this is the -- you see here the green lines that define 6 7 the data bus. So, you have -- this makes up the memory 8 bus, if you will, memory interface. You have the 9 clock, the command lines to send the commands, you have 10 the address, where you're communicating a particular address, and then you have data, where you're actually 11 12 sending data back and forth, to and from the memory 13 set.

14 Q. If I could follow up a bit on what you have 15 just said. You referred firstly to a clock line.

16 A. Yes.

17 Q. What is a clock?

18 Α. A clock is a -- from a system perspective, a 19 clock is the time stamp or the time clock, if you will. 20 It divides everything that takes place in the whole 21 computer system into time segments, and so everything occurs in these very small time segments. We talked a 22 23 few minutes ago about milliseconds, and this clock would be running very, very fast, perhaps in 24 25 nanoseconds, it would be a billionth of a second. So,

1 it depends on the speed obviously of the particular 2 machine, but the clock itself is a signal that provides 3 time blocks of information.

Q. Is the clock specific to DRAM or does itoperate on components more generally?

A. The clock is more general. It's existed in DRAM and memory controller, CPU. There's a clock that generally runs inside the whole system, sometimes many clocks, sometimes quite a few.

10 Q. Now, you referred to control lines. What 11 exactly are control lines?

A. The control lines themselves have specific functions, and in the case of what we're looking at here between the memory controller and the memory itself, the control lines would be determining what type of operation. Perhaps we're reading from the memory or we're writing to the memory.

18 Remember, the memory itself is just a 19 scratchpad, so we have to decide whether we are going 20 to write something to the scratchpad or whether we are 21 going to retrieve it from the scratchpad. It's sort of 22 the language, if you will, saying here, you're placing 23 data out there or you're bringing data back, and the 24 control lines are the ones that determine what type of 25 operation.

Q. With respect to the signals traveling over the control lines, do those signals travel from the chipset to a module or from a module to the chipset or both? A. The -- the control lines and the address lines

5 in this case that you see actually are one-direction 6 kind of operations. They originate in the memory 7 controller and then travel to the DRAM, provide -- so, 8 the memory controller will make the request and send 9 that request across to the DRAM.

10 The data, by definition, would need to go in 11 both directions, because I'm writing to it and I'm 12 reading back from it at another time.

13 Q. If I could ask you to explain in a little more 14 detail what the address lines do.

15 Okay, the address lines provide -- as you see Α. 16 here, you see a number of chips. You see eight just 17 like the memory module that you had a copy of, and 18 those address lines address locations within these 19 memory modules. The typical system today, you would 20 address one location in each of these memory devices 21 that will broadcast information, each one broadcasting their own bits of data back across for a read or 22 23 accepting data on a write. So, the address are the particular location, and to understand the address, you 24 25 need to understand the -- a little bit inside the

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

281

1 memory itself.

Q. Okay, we'll look at that a bit later today.A. Okay.

Q. Now, the lines here are illustrated in
different colors. Do any of the types of lines
illustrated in the bus ever carry other types of
information? For example, would control lines ever
carry data?

No, the control lines -- the data lines 9 Α. 10 themselves are the only data that -- are the only lines in this drawing that actually carry information in both 11 12 directions, and the address lines and control lines 13 actually are one-direction lines, and so it's not very 14 useful to be able to send something out to memory and 15 never see it again in terms of data. So, data are the 16 only ones that are bi-directional. The address and 17 control are not used for data.

Q. What I was trying to understand is whether any of the lines in this bus would be multifunctional, whether there would be any lines that would carry, for example, control information and address information and data.

A. There are no lines in this particular bus thatcarry control, address and data, no.

25 Q. We'll come back to memory technology later

1 today in some more detail.

2 A. Okay.

3 Q. At this time, I'd like to turn to JEDEC.

4 A. Okay.

Q. Are you a member or a participant in anyindustry standard-setting organizations?

7 A. Yes, I am a member of JEDEC. I actually am the 8 chairman of the board of directors for JEDEC.

9 Q. What is JEDEC?

JEDEC is a -- it's a standard-setting body for 10 Α. primarily the semiconductor industry, and there are 11 12 some 50 committees, about 1800 participants from about 13 250 companies around the world that come together to 14 set standards on a variety of things; memory, quality 15 of reliability, electrical interfaces, any number of 16 things, all relating -- most all of it relating to the 17 semiconductor industry itself. It works inside the 18 Electronic Industries Alliance, the EIA, with other organizations to ensure -- one of them, for instance, 19 is the Consumer Electronics Association that delivers 20 21 these products to the rest of the world as well.

Q. How did you first learn of JEDEC?
A. Actually, when I was working at HP and working
with memory, the desire at the time was to improve some
of the communications path, the operations, perhaps

1 speed even of the memory itself, and so as I 2 investigated how best to do that in the industry, I 3 became aware of JEDEC. JEDEC is the place where industry standards are set for the DRAM, one of the 4 5 things -- one of the functions JEDEC provides, and in 6 that capacity, JEDEC actually had a committee that was 7 set up to standardize memory, and that is the best 8 place that I have found to actually work and create and make changes, modifications, in memory devices 9 themselves. 10 Did you ever attend the JEDEC meetings? 11 Ο. 12 I have been attending JEDEC meetings, still do, Α. for quite a number of years. I've attended many. 13 14 When did you attend your first JEDEC meeting? Ο. 15 In the late eighties sometime. Α. 16 Focusing now in the early 1990s, particularly Q. 17 in the time period between 1991 and 1996, did you 18 attend JEDEC meetings regularly? 19 Α. Yes, I did. 20 Ο. Did you attend meetings of any particular JEDEC committees or subcommittees? 21 22 Yes, actually, my -- during that particular Α. 23 period of time, my primary focus was in memory and more specifically in -- in memory related to the PC and also 24 25 related to graphics, and so all of that would have been

inside the JC-42 committees. It's just a number that we use inside JEDEC to represent memory devices, and so the -- inside JC-42 and the subcommittees associated with that, I would attend those meetings regularly and did.

6 Q. What are the subcommittees associated with 7 JC-42?

8 Well, there's a number of them, and over the Α. 9 years, we have done some reorganization based on the 10 needs, but primarily 42.3 is the DRAM committee. There's 42.2, that is the SRAM committee, if you will. 11 12 There's also a 42.5, which is where we develop the memory modules. So, they all are related, if you will, 13 14 to memory. And there's other 42. committees that would 15 deal, for instance, with flash memory and any other 16 type of programmable devices.

17 Q. Are you still active in the JC-42.318 subcommittee today?

A. Yes, I am. I'm actually the chairman of theJC-42 overall committee.

21 Q. Now, you mentioned that you are currently the 22 chairman of the board of directors of JEDEC. Is that 23 correct?

A. That is correct.

25 Q. How did you assume that position?

1 Actually, the chairman of the board of Α. 2 directors, I was elected to that position by my peers 3 in the industry. JEDEC used to be part of the Electronic Industries Association, and in about 4 5 '98-'99, we split EIA into multiple, separately incorporated associations, and at that time, the 6 7 governing body of JEDEC itself became a board of directors, and I was elected as the board chairman at 8 that time. 9

10 Q. I'm sorry, could you state for the record when 11 you were elected as chairman?

A. About 19 -- prior to -- JEDEC became independently incorporated in about 19 -- December I think of 1998, and prior to that, I was chairman of the JEDEC Council, which was the JEDEC governing body, and I was chairman of the board from that time forward. From the time that JEDEC has become a corporation, I have been chairman of the board since that time.

Q. What are your duties as chairman of the board
 of directors of JEDEC?

A. Well, chairman of the board of directors is, frankly, a pretty thankless job, because it's -- like everything else in any standards organization, it's all volunteer, and so it's a lot of work for essentially nothing in return. You have -- my responsibilities at

JEDEC actually encompass -- or as chairman of the board, it's the business aspect of JEDEC, trying to make sure that we have office space, staff, relationships with other organizations, and to make sure that we take care of the business aspects of the corporation itself.

Q. By the way, what is the approximate size of the8 board of directors at JEDEC?

9 Α. The approximate size of the board of directors, about 25 or so people. It varies over time. 10 It has a maximum size of 30, but I don't think we have ever 11 12 gotten to the size of 30, and between -- between 22-23 up to maybe 27 is the typical size for it. And these 13 14 would all come from member companies within the 15 industry.

16 Q. So, the other directors are also 17 representatives of the industry?

18 Α. Yes, all of -- JEDEC is actually run by the industry that it serves, one of the things that makes 19 20 it effective. The directors themselves and all of the 21 members, they are all just players from the various 22 companies in the industry, so this would be in the 23 electronics industry and primarily semiconductors. Do you receive compensation for your role as 24 Ο. 25 chairman of the board of directors?

1 A. I do not.

2 Q. You also mentioned that you serve as chairman 3 of the JC-42 committee. Is that correct?

4 A. Yes, that is correct.

5 Q. What are your duties as chairman of the 42 6 committee?

7 Α. As chairman of the 42 committee, 42 is 8 responsible for, as I said, all of the memory 9 components, and there are the other point committees, 10 as we call them, 42.3, 42.2, 42.5. As chairman of the 42 overall committee, one of my main responsibilities 11 12 is to make sure that we have -- we can coordinate all of the different committees, the modules, the DRAMs 13 14 themselves, and we would meet in conjunction with some 15 other committees, JC-40, for instance, that is a logic 16 committee, and JC-16, which is an interface committee, 17 we would meet all at the same time, at the same 18 location. So, the coordination of all of those 19 committees and all of the activities that go on inside those committees is one of my primary responsibilities. 20 21 Mr. Rhoden, you also referred to EIA. Ο. Would

22 that be the Electronic Industries Alliance?

A. Today it is the Electronic Industries Alliance.
Prior to 1998 or 1999, we -- it was the Electronic
Industries Association. At the time, there were a

1 number of different groups within the Electronic 2 Industries Association that operated in many segments 3 of the electronics industry, and at that time, the executive committee and board of governors of EIA 4 5 decided to split it into multiple -- actually I think 6 five separate corporations to then create an alliance of associations. Rather than having one association, 7 8 an alliance of associations, primarily to encourage 9 other people, other associations to become part of that. 10

11 Q. Between 1990 and 1998, what was JEDEC's status 12 within EIA?

A. Between 1990 and 1998, JEDEC was a subpart of JEDEC, actually existed inside the engineering department, if you will, inside of JEDEC, and their role was to take care of the standardization of semiconductors and standardization of chips, if you will, much the same as it does today independently.

MR. OLIVER: Your Honor, at this time I'd like to use the first exhibit with the witness, but I would like to ask the preference in terms of whether it will be acceptable to provide you, provide the witness and opposing counsel with a set of the documents that we expect to use today, or would you prefer to have me pass them up individually?
1 JUDGE McGUIRE: I'm sorry, I couldn't hear your 2 final statement there.

MR. OLIVER: Whether you would prefer to have me present you, the witness and opposing counsel with a set of the exhibits or --

5 JUDGE McGUIRE: I thought I had indicated 7 earlier, and at this time I will take whatever input 8 either side has, but I don't need the entire set. I 9 could just use it as you go through it, but it's 10 whatever is easier.

Does opposing counsel have any suggestion?
MR. PERRY: Whatever Your Honor wants is fine
with us. It might be easier --

JUDGE McGUIRE: Then I will do whatever you have already planned to do. If you have the whole set, then I'll take the whole set, and then just be sure opposing counsel has their set.

18 MR. OLIVER: All right, thank you, Your Honor.
19 JUDGE McGUIRE: We'll proceed that way.

20 MR. OLIVER: If you could give us just a

21 moment, please, Your Honor.

22 JUDGE McGUIRE: Sure.

23 (Brief pause.)

24 MR. OLIVER: I'm sorry, could you please give 25 us just a moment, Your Honor?

JUDGE McGUIRE: All right, let's go off the
 record for a couple of minutes.

3 (Pause in the proceedings.) JUDGE McGUIRE: Counsel, we were talking off 4 5 the record, and I had indicated that as a consequence 6 of having entered DX-1 into this evidence, we had 7 posters offered at the time of the opening comments by 8 respondent, and then I received copies of those posters. So, at this time, we had discussed about also 9 10 having those marked, and I believe I understand counsel at this time is to have those copies of the posters 11 12 marked as DX-2. Is everyone clear on that? 13 MR. STONE: Yes, Your Honor, and I'll take care 14 of providing a copy to the court reporter of that. 15 JUDGE McGUIRE: Thank you, Mr. Stone. 16 (DX Exhibit Number 2 was admitted into evidence.) 17 18 JUDGE McGUIRE: Yes, you may approach. Thank 19 you. 20 MR. OLIVER: Thank you. 21 JUDGE McGUIRE: All right, Mr. Oliver. 22 MR. OLIVER: Are we on the record, Your Honor? 23 JUDGE McGUIRE: Yes, we are on the record. 24 BY MR. OLIVER:

25 Q. Mr. Rhoden, if I could ask you to find CX-302

1 in the documents in front of you, I believe it's the 2 top document. 3 Α. Yes, I have it. It bears the title Are Standards Worth the 4 Ο. 5 Effort? Do you have that document? 6 Α. T do. 7 Q. Do you recognize that document? 8 Yes, I do. Α. 9 Q. Did you prepare this document? Yes, I did. 10 Α. When did you prepare it? 11 Ο. 12 I actually put this particular presentation Α. 13 together from a series of other presentations that I 14 had made, oh, perhaps many times previously, and I 15 prepared it I believe in December or so of last year 16 for a presentation to IBM. 17 Ο. When did you prepare this document? 18 Α. In the latter part of last year. 19 Q. If I could ask you to turn to page 8 of CX-302. 20 Α. Okay. 21 This is a page bearing the caption A Few JEDEC Ο. 22 Members. Do you see that page? 23 Yes, I see that. Α. Could you please explain what this page 24 Ο. 25 demonstrates?

1 When I put this page together, it was intended Α. 2 to show an overview of some of the members that would 3 be a part of JEDEC. As I said, there is some 250 companies, and I couldn't really put all of them on one 4 5 page. So, I took a few of them just to kind of give a 6 cross-section of some of the companies and types of 7 companies that would be part of it.

Q. What types of companies are illustrated on this9 page?

Well, there's a number of types of companies. 10 Α. 11 If you take ALi in the top left corner and VIA perhaps 12 in the bottom right, those would be chipset companies. AMD and Intel are microprocessor companies, perhaps 13 14 even at some level a system house. Amkor is primarily 15 a packaging company. We have already talked about ALi. 16 Celestica does computer memory modules and is also a PC 17 board manufacturer. Elpida is a -- Elpida, Hynix, 18 Samsung and Micron, Infineon, those would be memory suppliers. Hewlett Packard, IBM are system -- OEMs, if 19 20 you will, that make themselves computer systems, among 21 other things, printers, lots of things.

There's -- and you can go to Lucent. Lucent is -- if all of you are familiar with Lucent, they are in networking and other types of things. Motorola, cell phones. Those kinds of companies.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

293

Q. Do you have an understanding as to why so many
 different types of companies are members of JEDEC?

A. Well, the need and breadth of the development in standardization, all of these companies participate because standards provide good business for themselves and for their customers. The customers drive them into standards I'm sure perhaps probably more than themselves.

9 Q. In terms of worldwide sales, do you have an 10 understanding of the approximate percentage of 11 worldwide sales that are represented by the DRAM 12 manufacturers that are members of JEDEC?

A. It's -- I'm sure it's in excess of 90 percent,
perhaps in excess of 99. Almost all DRAM manufacturers
in the world are members of JEDEC.

Are JEDEC members all United States companies? 16 Ο. 17 Oh, certainly not. You can see even from this Α. 18 page, they come from a wide range of companies -- a wide range of countries, as well. ALi, VIA are a 19 20 Taiwanese company. You can see Elpida is -- Toshiba, 21 Sanyo would be Japanese companies. Samsung, Hynix are 22 Infineon, German. We have companies from Korean. 23 around the world.

Q. How does a company become a member of JEDEC?A. Companies become a member of JEDEC by paying

1 dues.

2 Q. If I could direct your attention back to the 3 first page of that document, the title reads Are Standards Worth the Effort? Do you see that? 4 5 Α. Yes, I do. And let me ask you, are standards worth the 6 Ο. 7 effort? 8 Well, the question I was asking when I created Α. this is to give some people something to think about, 9 and yes, they certainly are worth the effort. 10 Why are they worth the effort? 11 Ο. 12 Well, standards actually provide a broad supply Α. 13 from many different -- a broad supply base, a broad 14 customer base. Standards provide a number of things, 15 and I think there's even some details of my opinions 16 about what makes them good inside this presentation. 17 If I could direct your attention to page 5 of Ο. 18 CX-302, the page bearing the caption What Standards 19 Mean. 20 Α. Okav. 21 Ο. Do you see that page? I have it, yes. 22 Α. 23 And if I could direct your attention to the Ο. first bullet, which reads, "To the End Users." 24 25 Do you see that?

1 A. Yes, I do.

2 Q. Who are the end users referred to in this 3 slide?

Well, the end users actually exist on a number Α. 4 5 of different levels. They exist from the mom and pop 6 that go down to CompUSA or Sam's Club or wherever to buy their local computer, all the way up to the Fortune 7 8 500 companies that also would buy -- in reference to memory, obviously they would buy memory from the 9 suppliers themselves. So, a broad range, from big 10 companies all the way down to individuals. 11 That's what 12 users are.

13 Q. What, if any, is the importance of standards to 14 the end users?

A. Well, I show a list. The low price and broad supply, the uniform terms and definitions, consistent quality and reliability, common packaging. Essentially what they're asking for is they want interchangeability where they can get it from multiple places, get the same thing from multiple places. It gives them a great deal of advantage in the market.

Q. Now, if I could direct your attention to the second main bullet point towards the bottom of the page, it states, "To the Supplier."

25 Do you see that?

1 A. Yes. Yes, I do.

2 Q. Who are the suppliers that you're referring to 3 on this slide?

A. It -- when I originally created this slide, it was about the memory industry, and the suppliers themselves would be the primary memory suppliers, and that would be like Samsung, Micron, Infineon, Hynix, those types of companies.

9 Q. There's a sub-bullet underneath that that 10 reads, "Large demand, pre-sold customer base."

11 Do you see that?

12 A. Yes, I do.

13 Q. What did you mean when you included that in the 14 slide?

15 Well, the suppliers -- there's a great deal of Α. 16 investment, billions of dollars, that go into the 17 creation of factories and designs that are necessary to 18 produce DRAM, and the supplier gets a large demand, because working with the customer inside an area like 19 20 JEDEC, because you're working together with your 21 customers and with the supply base, and when everyone 22 agrees, then they have essentially an automatic market, 23 because they're working together -- on something together, and now they have basically a presold 24 25 customer base just by complying and working with the

1 standard.

2 Ο. If I could direct your attention to page 3 of 3 CX-302, please. This is a page that bears the caption 4 Challenges for Standards. Yes, I see it. 5 Α. And if I could direct your attention to the Ο. 6 7 first bullet point and sub-bullet point, "Everyone 8 wants a competitive edge -- but the customers want standardization." 9 10 In that second line, customers, what were you referring to with the term "customers"? 11 12 Α. Well, yes, I actually put this particular foil together for a presentation that I made at the Intel 13 14 Developers Forum, and that was a memory presentation, 15 and the customers that I was referring to in this case 16 would be the major system houses, the OEMs, HP, IBM, 17 Compag, Dell, that kind of company. 18 Ο. What types of products are produced by 19 customers, as you were using the term in this slide? 20 Those customers would be the kinds of customers Α. 21 that would be the major manufacturers for PCs, perhaps other things, but certainly for personal computers, 22 23 networks and servers, a lot of things that use DRAM. Why do the customers want standardization? 24 Ο. 25 Well, they -- frankly, they like to have a Α.

1 broad customer supply base so they can pit one supplier 2 against the other and get the lowest possible price. 3 They also like to make certain, besides price, control and price -- beside price leverage, they also have the 4 5 capability that if one supplier disappears or whatever, 6 they still have a continuous supply. So, standardization is something that they -- they -- going 7 8 to basically demand. It's one of the things that all 9 of these customers -- that customer base, the OEMs, 10 have -- they insist upon. Let me direct your attention to the last line 11 Ο. 12 This is still page 3 of CX-302. of that slide. 13 Α. Yes. 14 The line reads, "Delay is not a viable market Ο. 15 option." 16 Do you see that? 17 Yes, I do. Α. 18 Ο. What does that line mean? 19 Α. This line is an indication that the customer 20 base can -- wants continuous improvement, and they push 21 for it, they demand it, and trying to sit around and wait for something to happen is not basically in their 22 23 So, the delay is not a viable market option. nature. You can't really wait until after you develop something 24 25 and then decide to standardize it. You have to move in

real time at the time that technology is being
 developed to create the standards.

3 What happens if a standard is delayed? Ο. Well, it depends on what scale. Customers 4 Α. 5 would like to have it yesterday always, and suppliers 6 would prefer to ship what they have today, but for some 7 reasonable amount of time, as long as everybody 8 continues to work, delay is still acceptable. What I was trying to point out here is that 9 there is an urgency in the development of standards, 10 because if you delay and if you wait too long, then 11 12 sooner or later someone else will replace and do the job for you. 13 14 Ο. If I could direct your attention, please, to 15 page 9. 16 Okay. Okay. Α. 17 It's a page bearing the caption Guiding Ο. 18 Principles. 19 Α. Yes, I have it. 20 Ο. The first bullet point there reads, "Promotion 21 of open standards." 22 Do you see that? 23 Yes, I do. Α. What did you mean when you used the term "open 24 Ο. 25 standards" in this presentation?

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

300

A. Well, open standards inside of JEDEC essentially means that we want to set up a mechanism where everyone can participate that wants to, and in the end, the end product is then available to everybody in the world. So, open participation, open accessibility, if you will.

Q. Just to be clear, were you distinguishingbetween two different concepts there?

9 A. Yeah, actually, open standard is open in the 10 development process and open in the final end product. 11 So, it would be open from the standpoint of the 12 creation of the standard, and then the final product 13 needs to be available and usable by everybody who 14 chooses to use it.

15 Q. Now, what, if any, is JEDEC's position with 16 respect to open standards?

A. JEDEC insists upon open standards. That's the
way we work actually. All JEDEC standards are
available for free on the web.

20 Q. Why does JEDEC insist on open standards? 21 A. Well, the whole premise behind JEDEC is the 22 concept of developing things that are good for the 23 industry. It is the industry working together for the 24 benefit of the industry and the end users, all of the 25 people that would actually use the product, and there

1 wouldn't be any benefit from the JEDEC perspective to 2 developing anything except open standards. 3 If I could direct your attention to the last Ο. line on page 9 of CX-302, it reads, "Uphold the 4 principles of Anti-trust." 5 6 Α. Yes. Do you see that? 7 Ο. 8 Α. Yes, I do. 9 Q. What did you mean when you included that line on this slide? 10 When I included this line, what I intended to 11 Α. 12 convey was that the principles of antitrust are such 13 that every -- it's available to everyone, so we would 14 eliminate discrimination. So, not only can everybody 15 participate, everyone else does have access to the 16 standards, so elimination of discrimination. 17 Q. By the way, Mr. Rhoden, I see the term "JEDEC" 18 in the lower right-hand corner of this document. Lower right-hand corner? 19 Α. 20 Ο. Yes. Does that mean that the guiding 21 principles listed here refer specifically to JEDEC? 22 Yes, it does. JEDEC is the -- this is the Α. 23 quiding principles for all of the JEDEC operation. Why is it a guiding principle of JEDEC to 24 Ο. 25 uphold the antitrust laws?

1 Well, first of all, it's a law, so that's Α. 2 probably first and foremost the reason we do it, but 3 it's also the principles of antitrust to produce and create standards that are free of discrimination is 4 5 important to the people that are involved, because 6 otherwise, we could not achieve our first goal that you 7 see there of open standards. We have to have free 8 availability of the standards. Mr. Rhoden, if I could ask you to locate a 9 Ο. document labeled CX-204. 10 JUDGE McGUIRE: Sir, before you go into that, 11 12 can I interject and ask you a question on the same page you were on on item 3? 13 14 THE WITNESS: Yes. 15 JUDGE McGUIRE: It says, "Only Interested 16 Companies vote." 17 Could you explain to me exactly -- I'm not sure 18 what that means. THE WITNESS: Yes, it actually -- it is a tool 19 20 that we use in the development of standards inside 21 JEDEC. When you have 250 companies involved in any 22 kind of standardization effort, it's necessary to make 23 certain that you're passing standards that are relevant to the industry at large, and it is the nature of most 24 25 people, I suppose, to vote for or against, and so JEDEC

1 actually has abstained as a perfectly viable place to 2 vote, and we encourage you to abstain if you do not 3 have any interest. That way we prevent the possibility 4 of passing irrelevant standards. 5 JUDGE McGUIRE: All right, thank you. 6 THE WITNESS: So, only people that are interested vote. 7 8 JUDGE McGUIRE: Okay, thank you. 9 Mr. Oliver, you can proceed. 10 MR. OLIVER: Thank you, Your Honor. BY MR. OLIVER: 11 12 Mr. Rhoden, if I can ask you to locate a Q. document bearing the Bates number CX-204 in front of 13 14 you, bears the title EIA Legal Guides. 304? 15 Α. 16 204. Ο. This is CX-204 or 202? I have a 202. 17 Α. 18 Ο. It's CX-204. 19 Α. Okay. Okay, I have it. 20 Ο. Do you recognize that document? 21 Yes, I do. Α. What is it? 22 Ο. 23 This is the EIA Local Guides, and it's EIA, Α. Electronic Industries Association, now the Alliance. 24 25 How did you obtain this document? Q.

1 This is a document that's available and Α. 2 produced for all people who were involved in EIA 3 activities at the time, EIA and JEDEC both for that 4 matter. 5 Q. Could I please direct your attention to page 5 6 of CX-204, and in the upper --7 Α. Okay. 8 -- in the upper left-hand corner, there's a Ο. part beginning Section C, Basic Rules for Conducting 9 10 Programs. Do you see that? 11 12 Yes, I do. Α. If I could begin to read a passage for you, 13 Q. 14 "All EIA standardization programs shall be conducted in 15 accordance with the following basic rules: 1, they 16 should be carried on in good faith under policies and 17 procedures which will assure fairness and unrestricted 18 participation." 19 Do you see that? 20 Α. Yes, I do. 21 Do you have an understanding of the term "good Ο. 22 faith" as used in that passage? 23 Yes, I do. The term "good faith" as used in Α. this passage is that the people that come -- are coming 24 25 under the premise that they're going to work toward the

betterment of the industry and the betterment of the -work toward the benefit of the end user of the industry itself, and operating in good faith means that you would expect other people to do the same thing.

5 Ο. Mr. Rhoden, if I could also direct your attention to number 5 under that heading. Again, this 6 is still under the caption, "All EIA standardization 7 8 programs shall be conducted in accordance with the following rules," and number 5, "They shall not be 9 proposed for or indirectly result in effectuation of a 10 price fixing arrangement, facilitating price uniformity 11 12 or stabilization, restricting competition, giving a 13 competitive advantage to any manufacturer, excluding 14 competitors from the market, limiting or otherwise 15 curtailing production, or reducing product variations 16 except where required to meet one or more of the objectives set forth in section D of this Part II." 17

18 Do you see that?

19 A. Yes, I do.

20 Q. Do you have an understanding of that provision?21 A. Yes, I do.

Q. What is your understanding of that provision?
A. We use these rules to make certain -- this is
how we control the discussion topics. Nothing that's
listed here is ever allowed as part of the discussion

inside of any JEDEC meeting, for instance, and this
 basically makes certain that we uphold the law here.

Q. Mr. Rhoden, what, if anything, did JEDEC do toimplement its goal of developing open standards?

5 Α. Well, in development of open standards, besides the policies that you see listed here, we wanted to 6 7 make sure that -- to eliminate and make certain that 8 everybody can be available, we had certain policies in 9 place, and perhaps the most important is our patent policy, to make sure that we have standards that we 10 11 produce that are open and available to everyone 12 involved.

13 Q. What is the JEDEC patent policy?

A. The JEDEC patent policy is essentially if you have IP, IP that may relate to any of the discussions that are going on inside JEDEC, that you are required to disclose that IP to the people who are participating.

19 Q. Are there any other aspects to the patent 20 policy?

A. The disclosure is one aspect of it, and after it's been disclosed, before additional discussion can take place on that particular topic, assurances from the IP holder have to come in a way that guarantees unfair discrimination for the users of that. So,

1 there's -- I think there's two basic. You either offer 2 it for free to all of the people who are creating the 3 standards or you offer it on usual and nondiscriminatory conditions for the industry. 4 5 MR. PERRY: Your Honor, can I just ask what 6 time period we're talking about here? 7 JUDGE McGUIRE: Sir, can you answer that? 8 THE WITNESS: The time period? JUDGE McGUIRE: Yes. 9 THE WITNESS: The time period, it has been the 10 same for approximately the whole period of time I've 11 12 been a part of JEDEC. 13 BY MR. OLIVER: 14 Ο. Mr. Perry actually asked my next question, 15 which is --16 JUDGE McGUIRE: You're clairvoyant, Mr. Perry. 17 MR. PERRY: Thank you. 18 BY MR. OLIVER: 19 If I could ask simply about the time period for Q. 20 a moment from late 1991 to 1996, and if the answer 21 would differ for any subperiods, please let me know, 22 but could you please describe the JEDEC patent policy 23 specifically with respect to time period between late 1991 and mid-1996? 24 25 Well, the JEDEC patent policy has been Α.

basically the same throughout all of that. The only thing that actually changed, we did update some documents throughout that period of time, so some wording perhaps could change, but the requirement for disclosure has always been the same, and the disclosure requirement applies to the people who hold the IP.

7 It also applies to anyone who has knowledge of 8 it. So -- and we have multiple examples of that inside 9 of JEDEC, but these legal guidelines that you see here 10 would be the ones that would have been in effect 11 throughout that time period.

12 Q. Looking again at the time period from late 1991 13 to mid-1996, what level of detail was required in a 14 disclosure?

15 There are details. The level of disclosure, Α. 16 you had to disclose that you -- well, as I say, anyone 17 who has knowledge of the IP is required to disclose it, 18 whether it's the holder or someone else, but once that's been disclosed, before additional discussion can 19 20 proceed on those topics, it's necessary that the holder 21 of the IP provide assurances to the JEDEC committee 22 that they would be willing to license on reasonable, 23 nondiscriminatory or free.

Q. Mr. Rhoden, if I could ask you to locate a
document bearing the Exhibit number CX-208 in front of

you. It should bear the --1 2 Α. 208? 3 Ο. Yes, CX-208. Α. 4 Okay. 5 Ο. It should state JEDEC Publication, JEDEC Manual 6 of Organization and Procedure. T have it. 7 Α. 8 MR. OLIVER: Actually, Your Honor, a quick 9 housekeeping matter. Before I proceed, at this time, could I offer into evidence CX-302? 10 JUDGE McGUIRE: Mr. Perry, any opposition to --11 12 you said CX, did you say? 13 MR. OLIVER: Yes, I offer into evidence CX-302. 14 MR. PERRY: No objection. 15 JUDGE McGUIRE: All right, if there is no 16 objection, it shall be entered at this time. 17 Could I inquire, however, as to CX-1 and 2, 18 have they not been entered or --MR. OLIVER: I'm sorry, Your Honor? 19 20 JUDGE McGUIRE: This is CX-3? 21 MR. OLIVER: No, this is CX-302. 22 JUDGE McGUIRE: Oh, 302, I apologize. 23 MR. OLIVER: Yes. JUDGE McGUIRE: Okay, right, offered and 24 25 entered at this time.

1 (CX Exhibit Number 302 was admitted into evidence.) 2 3 MR. OLIVER: Your Honor, at this time I would also like to offer into evidence CX-204. 4 5 MR. PERRY: No objection. 6 JUDGE McGUIRE: If there is no objection, also entered. 7 (CX Exhibit Number 204 was admitted into 8 9 evidence.) BY MR. OLIVER: 10 Mr. Rhoden, do you have in front of you a 11 Ο. 12 document bearing the exhibit number CX-208? Yes, I do. 13 Α. 14 Ο. Do you recognize this document? Yes, I do. 15 Α. 16 What is it? Ο. 17 This is the JEDEC Manual of Organization and Α. 18 Procedure. We refer to it as 21, JEDEC Publication 21. 19 By the way, Mr. Rhoden, do you recall seeing Q. 20 this document while you were a participating member of the 42.3 subcommittee? 21 Oh, certainly. All of the people that are 22 Α. 23 members of JEDEC would have access and would have seen this document. 24 25 MR. PERRY: Your Honor, I'll move to strike

what was nonresponsive and speculation in that last 1 2 part after he answered that he had seen it. 3 JUDGE McGUIRE: Restate the whole question, if you could, Mr. Oliver, so I can hear again the answer. 4 BY MR. OLIVER: 5 Yes, I asked whether you had seen this 6 Ο. 7 document, CX-208, while you were a participating member of the JC-42.3 subcommittee. 8 9 Α. Yes, I saw it in two presentations at the subcommittee. 10 Excuse me, you said that you saw it in --11 Ο. 12 I did see it while I was at JEDEC and Α. through -- and in relation to JC-42.3, I saw this 13 14 document, and this was updated in October 1993, so 15 revisions were presented at the JC-42 subcommittee. 16 Q. How were revisions presented at the JC-42.3 17 subcommittee? 18 Α. These would have been presented at that time 19 probably by Mr. Townsend or Mr. Gordon Kelley. Mr. 20 Kelley was the editor, if you will, of this document, 21 actually created it. So, one of the two of them, perhaps both of them, certainly talked about it. 22 23 Who would -- excuse me, who was Mr. Gordon Ο. 24 Kelley? 25 Gordon Kelley was the chairman of JC-42.3 at Α.

1 that time. He was also in this same time frame, he -2 or sometime about this time, Mr. Kelley became part of
3 the JEDEC Council, and I'm not actually clear what his
4 position was, but he was the chairman of JC-42.3.

5 Q. Do you have an understanding of the purpose of 6 CX-208?

A. Yes. This is the manual that is for all of the
participants inside JEDEC to operate and for JEDEC
committees to operate under.

10 Q. Did you ever hear Exhibit 208 referred to as a 11 chairman's manual?

12 A. Never.

13 Q. If I could direct your attention to page 18,14 please.

15 A. Okay.

And specifically, I'd like to direct your 16 Q. 17 attention to the paragraph under Section 9, Legal 18 Requirements, under that, 9.1, Legal Guides, and to the 19 last sentence of that paragraph. It reads, "EIA Legal Counsel can advise the Council and committees from time 20 21 to time concerning interpretation of legal guides." 22 Do you see that sentence? 23 Yes, I do. Α. Now, in the 1993 to 1996 time frame, who was 24 Ο.

25 EIA legal counsel?

1 A. That would have been John Kelly.

2 Q. Is Mr. John Kelly still EIA's legal counsel 3 today?

4 A. Yes, he is.

5 Q. Do you know if he holds any other positions 6 today?

Yeah, Mr. Kelly is also president of JEDEC. 7 Α. 8 Mr. Rhoden, if I could direct your attention to Ο. Section 9.3 at page 19. Under the caption 9.3, 9 Reference to Patented Products in EIA Standards, I 10 would like to direct your attention in particular to 11 12 the second sentence of that paragraph. "While there is no restriction towards drafting a proposed standard and 13 14 terms that include the use of a patented item," two 15 asterisks, "if technical reasons justify the inclusion, 16 committees should ensure that no program of 17 standardization shall refer to a product on which there 18 is a known patent unless all of the relevant technical 19 information covered by the patent is known to the 20 formulating committee, subcommittee or working group." 21 Do you see that? Yes, I do. 22 Α. 23 Do you have an understanding of the meaning of Ο. that sentence? 24

25 A. Yes, I do.

2 the meaning of that sentence? 3 Α. Yes, this is -- this is what I said before, the -- no discussion will continue if a patent or any 4 5 IP is disclosed inside the committee on work that's taking place in the committee until there have been 6 7 assurances from the IP holder. 8 Okay. After the term "patented item," there Ο. are two asterisks. 9 10 Α. Yes. Do you have an understanding of what those 11 Ο. 12 asterisks refer to? 13 Yes, that would refer to a footnote. Α. 14 That would be the footnote at the bottom of the Ο. 15 page reading, "For the purpose of this policy, the word 16 'patented' also includes items and processes for which 17 a patent has been applied and may be pending"? 18 Α. Yes. 19 Q. Is that right? 20 Do you have an understanding of the meaning of

Q. Could you please explain your understanding of

21 that footnote?

1

22 A. Yes, I do.

23 Q. And what is your understanding?

A. That essentially the term "patent" inside ofJEDEC and inside of legal guidelines has always applied

to anything within the patent process, and the author of this particular version wanted to make certain that everyone knew and understood that there -- it applied to all aspects of patent, patent applications and what have you.

6 MR. PERRY: Your Honor, again, I'll move to 7 strike his answer to the extent it refers to others' 8 understandings and the purpose of the author, as 9 opposed to his own understanding, which was the 10 question.

JUDGE McGUIRE: Was that to your understanding or to all others' understanding?

13 THE WITNESS: It is my understanding and in 14 direct communication with the people who wrote it.

15 JUDGE McGUIRE: Then sustained to that extent.
16 MR. PERRY: Thank you, Your Honor.

JUDGE McGUIRE: To the extent he just answered that question, it's in, and I am going to entertain it. I am going to entertain his answer as he just responded to that last guestion.

21 Are you unclear, Mr. Oliver?

22 MR. OLIVER: I am unclear.

JUDGE McGUIRE: All right, restate your answer so that everyone is clear as to what the answer is first.

1 THE WITNESS: Okay. Could you please reread 2 the question, and I'll try my best to answer it 3 directly? JUDGE McGUIRE: Okay, court reporter, would you 4 5 read it. (The record was read as follows:) 6 "QUESTION: Do you have an understanding of the 7 8 meaning of that footnote? 9 "ANSWER: Yes, I do. "QUESTION: And what is your understanding?" 10 THE WITNESS: Okay, the understanding that I 11 12 have for the footnote that is here is that this 13 footnote was added to further emphasize for anyone 14 reading the document and to myself the word "patent" 15 has always applied to all things within the patent 16 process inside of JEDEC, and that's the explanation 17 that has always been given by myself inside of JEDEC 18 committees, and the footnote was added to add -- make 19 sure that everyone understood that the word "patent" 20 involved everything within the patent process. 21 BY MR. OLIVER: What do you mean by "everything in the patent 22 Q. 23 process"? Essentially, if -- everything in the patent 24 Α. 25 process is -- if you -- the best way to answer it is if For The Record, Inc. Waldorf, Maryland

(301) 870-8025

317

you believe that you have ownership of it, then you are 1 2 obligated to disclose it. 3 If I could direct your attention, please, to Ο. 4 Section 9.3.1 on that same page. 5 Α. Okay. 6 It bears the caption Committee Responsibility Q. 7 Concerning Intellectual Property. 8 Do you see that? Yes. 9 Α. If I could read the paragraph appearing under 10 Ο. "The Chairperson of any JEDEC committee, 11 that for you. 12 subcommittee or working group must call to the 13 attention of all those present the requirements 14 contained in EIA Legal Guides, and call attention to 15 the obligation of all participants to inform the 16 meeting of any knowledge they may have of any patents, 17 or pending patents, that might be involved in the work 18 they are undertaking." 19 Do you see that sentence? 20 Α. Yes, I do. 21 And did you have -- strike that. Ο. 22 Between October 1993 and mid-1996, did you have 23 an understanding of the passage that I just read? 24 Α. Yes. 25 What was your understanding at that time of the Q.

1 term "the obligation of all participants"?

2 Α. The obligation of all participants is 3 essentially what we just talked about. It is the 4 requirement that you are obligated to disclose -- you have an obligation to disclose everything that is in 5 the patent process. It must be disclosed. 6 7 Ο. Did everybody at JC-42.3 subcommittee meetings 8 make proposals for standards? 9 Not everyone makes proposals, no, not even Α. 10 today. The term "the obligation of all participants," 11 Ο. 12 did that refer only to people making presentations, or did that refer to a larger group? 13 14 MR. PERRY: Objection to the extent you're 15 asking for beyond his understanding. 16 JUDGE McGUIRE: That's inferred in that 17 question. He's asking his understanding. So, 18 overruled. 19 THE WITNESS: It has always been my 20 understanding that the rule has applied to every 21 participant. It says every participant, is referred to 22 as every participant, and we -- the chairman and all 23 the people that produced this and all of the committees 24 always say every participant. 25 BY MR. OLIVER:

Q. I'm trying to clarify for the record the definition, if you will, of the term "participant." Did that refer just to people making presentations or did that refer to some other group?

A. In -- the clarification of the term "every participant," it's everyone who is a member either in attendance or not in attendance, a guest, a -- whoever is either in the room at the time discussions are held or has access to any of the JEDEC information outside of the meetings themselves.

Q. And if I could direct your attention to the term "pending patents" in the phrase that we just read, between October 1993 and mid-1996, did you have an understanding of the term "pending patents" --

15 A. Yes, I did.

16 Q. -- as it's used in this section?

17 A. Yes.

18 Q. What was your understanding of the term 19 "pending patents" at that time?

A. Once again, it's anything that's in the process of -- of a patent, from disclosure all the way through to the actual obtaining a patent. It's not pending once it's been granted, so anything up to that process regarding the invention itself.

25 Q. When you refer to "disclosure," what were you

1 referring to?

2 Α. The -- what I'm referring to is the requirement 3 of the participants inside JEDEC to make known to the 4 standards formulating committee their knowledge of 5 intellectual property. 6 Are you familiar with the term "patent Ο. 7 application"? 8 Α. Yes, I am. 9 Q. Would patent applications be included in your understanding of the term "pending patents"? 10 Yes, it would. 11 Α. 12 If I could direct your attention to the phrase Q. "might be involved" in the passage that I just read the 13 14 part of the passage, "that might be involved in the 15 work they are undertaking." 16 Do you see that? 17 Α. Yes, I do. 18 Ο. Between October 1993 and mid-1996, did you have 19 an understanding of the term "might be involved" as it 20 was used in that passage? 21 Yes, I did. Α. 22 What was your understanding? Ο. 23 My understanding has always been for this Α. particular passage that it -- if the intellectual 24 25 property has any relevance to the work that's going on,

1 it might be involved -- we're not asking the people 2 that are disclosing to actually try to do a 3 determination of whether it applies or doesn't apply. We're saying if it's related, in the same general area, 4 5 then you must disclose it. You are obligated to 6 disclose it. 7 Q. The passage that I read for you begins, "The 8 Chairperson of any JEDEC committee, subcommittee or working group must call to the attention of all those 9 10 present." Do you see that? 11 12 Yes, I do. Α. 13 In your experience attending JC-42.3 Q. 14 subcommittee meetings, did committee chairmen, in fact, 15 call attention to the obligation of all participants at 16 the meetings? 17 Yes, numerous times, often times many times per Α. 18 day. At all meetings, there was discussion about this 19 type of activity, all that I can remember. 20 Ο. Mr. Rhoden -- excuse me, Your Honor. 21 (Brief pause.) 22 MR. OLIVER: I'm sorry, Your Honor, I'm 23 experiencing some throat difficulties. 24 JUDGE McGUIRE: Take your time. 25 BY MR. OLIVER:

1 Q. Mr. Rhoden, if I could direct your attention to 2 page 29 of CX-208, please. This is a page that bears 3 the caption Appendix F, and titled at the top, F1, 4 Patent Policy Application Guidelines. 5 Do you see that page? 6 Α. Yes. 7 Q. If I could direct your attention to the third 8 bullet point, please, which reads, "By its terms, the EIA Patent Policy applies with equal force to 9 situations involving: 1, the discovery of patents that 10 may be required for use of a standard subsequent to its 11 12 adoption." 13 Do you see that? 14 Α. Yes. 15 Between October 1993 and mid-1996, did you have Q. 16 an understanding of the meaning of that passage? 17 Α. Yes. 18 Ο. And what was your understanding at that time? 19 Α. The EIA patent policy has applied to patents even after the fact, those granted after the issuance 20 21 of a standard. So, the policy applied directly -- the discovery of that IP information has always applied, 22 23 before and after. Q. Now, focusing again on the time period from 24 25 late 1991 to mid-1996 -- and again, if your answer

1 differs for any subperiod during that time, please let 2 me know.

3 A. Okay.

Q. During that time period, what steps, if any,
did JEDEC take to inform members of the patent
disclosure policy?

A. At every JEDEC meeting, every committee meeting, there would be review of the JEDEC patent policy. In every subcommittee, there would be a review of every -- of the JEDEC patent policy, such that every participant that was at all of these meetings could be made aware.

13 There were documents that were made available, 14 the standards, the Manual of Organization and 15 Procedures, that informed everybody about the patent 16 policy. And in addition, the sign-in log, the sign-in 17 sheet that everyone signs at every meeting when they 18 come in to a particular meeting also reiterates that 19 policy on the sign-in sheet itself.

20 Q. Let's take those one at a time, if we could, 21 please.

I believe you mentioned presentations.

A. Excuse me?

Q. I believe that you mentioned presentations.A. Yes.

Q. At the JC-42.3 subcommittee, again, looking at the time between late 1991 and mid-1996, who generally made those presentations?

A. Generally, during that period of time, it would 4 5 have been Mr. Jim Townsend who would have made those presentations. He made presentations about the patent 6 7 policy. He also distributed copies of it, as well as 8 his notes about patents that he had been made aware of through the course of the work inside JEDEC. He called 9 10 that his patent tracking list, which was a collection of IP that had been disclosed, applications, patents 11 12 and things that -- perhaps IP that did not yet have any kind of number or whatever. All that was disclosed, 13 14 and he called that the patent tracking list. That's 15 what he called it.

Q. Who is Mr. Jim Townsend?

16

A. Well, Mr. Jim Townsend -- it's the late Mr. Townsend now -- he was a long-term participant of JC-42, actually one of the original members of JC-42.3, and he was chairman of a number of past groups, a number of committees and had -- and when Jim finally passed away, he was the chairman of the JC-42 committee.

24 MR. OLIVER: Excuse me, Your Honor, actually, 25 before we move on, at this time, could I offer into

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

325
1 evidence CX-208?

2 JUDGE McGUIRE: Okay, Mr. Perry, any 3 opposition? MR. PERRY: No problem, Your Honor, no 4 5 objection. JUDGE McGUIRE: If not, it should be offered at 6 this time and entered into the record. 7 8 MR. OLIVER: Thank you. 9 (CX Exhibit Number 208 was admitted into evidence.) 10 BY MR. OLIVER: 11 12 Mr. Rhoden, could I ask you please to find Q. Exhibit CX-42 in the pile in front of you? It is going 13 14 to be one of the thicker documents. 15 A. CX-42 you said? 16 Yes. Mr. Rhoden, it is actually I believe in Ο. 17 the other pile, the pile of thicker documents, the 18 meeting minutes underneath, I believe it's in that pile 19 there. 20 Α. Okay, I think I see it here. I have it right 21 here. Okay, I have it. 22 Okay, thank you. Q. 23 Do you recognize CX-42? Yes, I do. 24 Α. 25 What is it? Q.

1 This is meeting minutes from a JC-42.3 RAM Α. 2 committee meeting from September of 1992. 3 What are meeting minutes from the 42.3 Ο. subcommittee? 4 5 Α. Meeting minutes are copies of the highlights 6 that take place in a committee meeting and the relevant 7 actions that were taken. It's sort of where we keep 8 the record of the decision-making process that takes place inside of JEDEC. 9 Who prepares these minutes? 10 Ο. This would be a staff member from JEDEC, in 11 Α. 12 this case it would have been Mr. Ken McGhee, 13 M-C-G-H-E-E. 14 Q. Mr. Rhoden, if I could ask you just to flip 15 through the first few pages of these meeting minutes, 16 you'll see that pages 1 through 12 appear to be 17 consecutive, if you will, then starting at page 13, 18 there's an Attachment A, and the documents beginning at 19 page 13 and going thereafter appear to be somewhat 20 different. 21 Could you please explain the -- I guess could you please explain first what pages 1 through 12 22 23 consist of? Yes, pages 1 through 12 are the -- is basically 24 Α. 25 a chronological reference of what was taking place in For The Record, Inc.

Waldorf, Maryland (301) 870-8025 the meeting, and by reference, it will then refer to the rest of what's attached, which would be attachments of presentations that were made at the meeting. This is just a document of the highlights that took place in the meeting.

Q. When you said "this" in that last answer, youare referring to the 12 pages?

A. I'm sorry, pages 1 through 12 of the document would be the key decision points, motions and votes and the references to presentations would be documented in these things we call minutes.

12 Q. I note there are quite a few additional pages, 13 appears to go to page 171. What do pages 13 through 14 171 consist of?

A. Yeah, pages 13 through 171 are copies of presentations that were made at the JEDEC meeting, at this particular JEDEC meeting, and they are referenced through the order presented in the previous 12 pages.

19 Q. Who prepared the various documents appearing20 between pages 13 and 171?

A. The preparation of the documents was handled by many companies, the many member companies that were involved. So, it's whoever was making a presentation would have been the preparer or their company or somebody else associated with them would have been the

1 preparer.

2 A JEDEC staff person takes care of the first 12 3 The rest of these are pages that were created pages. by member companies. 4 5 Ο. So, in other words, each company making a 6 presentation prepares its own attachment for their 7 presentation? 8 Α. That is correct. 9 Q. Is there always an attachment for a presentation? 10 Not necessarily. Almost always I would say. 11 Α. 12 There have been times when people stand up and make --13 have verbal discussions, and sometimes those 14 unfortunately do not get reported. 15 Okay. If I could direct your attention, Q. 16 please, to page 3 of CX-42 --17 Α. Okay. 18 Ο. -- and specifically to item number 4. Ιt reads, "Patent Issues. Chairman Townsend reported on 19 20 the EIA patent policies and showed the patent tracking 21 list (See Attachment A)." 22 Do you see that? 23 Yes, I do. Α. Does this reflect Mr. Townsend's presentation 24 Ο. 25 of the patent disclosure policy that you described a

1 few moments ago?

2 Α. Yes, this would have been one of Mr. Townsend's 3 presentations about the JEDEC patent policy and his patent tracking list that he always made at the 4 5 meetings. Q. How often did Mr. Townsend give this or similar 6 presentations? 7 8 Α. He made this at virtually every meeting, 9 certainly every meeting that I -- that I can recall. How frequently, if at all, do you recall 10 Q. sitting through Mr. Townsend's presentations? 11 12 Frequently, not -- perhaps not every time, but Α. 13 certainly many times. 14 What do you recall Mr. Townsend saying in these Ο. 15 presentations? 16 Α. Mr. Townsend would reiterate the JEDEC patent 17 policy. He would show examples, and by example with 18 his patent tracking list, he would show a representation of the patent policy at work, if you 19 20 will, to demonstrate to everyone that was there -- new, 21 old or otherwise, whether somebody was first attending, people that had been there for a long time or 22 23 otherwise -- just so that everybody in the room became completely aware of it. 24 25 Q. Do you recall whether Mr. Townsend ever made

1 any specific references to patent applications?

2 A. Yes, he did.

3 Q. Do you recall --

A. Yes, I do recall, and yes, he did make5 reference. I do recall that.

Q. Do you recall what Mr. Townsend said aboutpatent applications?

A. Well, as I said, anything within the patent process is how it was explained, how I used to explain it, including everything involved in the creation of IP. Essentially, if you believe you have ownership for it, that's how he determined it. That's my understanding.

MR. PERRY: Your Honor, what I heard is that he switched to what he always explained in his answer, and I would move to strike that, and I think the question was about what he heard from Mr. Townsend.

18 JUDGE McGUIRE: I think his answer otherwise19 speaks for itself, Mr. Perry.

20 MR. PERRY: All right, thank you.

21 JUDGE McGUIRE: Overruled.

22 BY MR. OLIVER:

Q. Mr. Rhoden, just to be clear, I believe in your
previous answer you explained the role of patent
applications, if you will, in the patent process.

1 What, if anything, did Mr. Townsend say with respect to 2 disclosure relating to patent applications? 3 Α. Mr. Townsend would always make reference that disclosure was required of patent applications. 4 Mr. Rhoden, let's talk a little bit more about 5 Ο. 6 the patent tracking list that I believe you referred 7 to, if I could direct your attention to CX-42, 8 Attachment A, page 13. 9 Α. Okay. 10 Do you recognize what appears as Attachment A Ο. 11 on page 13? 12 Α. Yes, I do. What is that document? 13 Ο. 14 This would have been Mr. Townsend's Α. presentation of the patent -- the patent policy and his 15 16 patent tracking list. When you say "this" would have been his 17 Ο. 18 presentation, could you please identify which specific pages you're referring to? 19 20 A. Okay, let me see the -- starting with page 13 21 and continuing through page 17, so it looks like CX-42-13 through CX-42-17 would have been presentations 22 23 and detailed discussion by Mr. Townsend about patents, 24 patent policy, patent tracking list. 25 Q. Could I direct your attention, please, to page

1 16.

2 A. Page 16? Okay.

3 Q. It bears the caption Patent Issues to Track.

4 A. Yes.

5 Q. Do you see that page?

6 A. Yes, I do.

Q. All right. Do you recognize that document?A. Yes, I do.

9 Q. What is it?

10 A. This was Mr. Townsend's personal notes about 11 issues that had been -- he had become aware of through 12 the disclosure about various IP relating to the work 13 going on inside JEDEC.

14 Q. What, if anything, did Mr. Townsend do with 15 this document?

A. He presented it and used it as an example for how the patent policy was at work, and he kept this list to distribute to everyone, to make companies aware of it and make new members aware that this was the policy, this was the policy at work.

Q. If I could direct your attention to the left-hand column that reads Patent Number, do you see that?

24 A. Yes, I do.

25 Q. And underneath that is the item 3,771,145. Do

1 you see that?

2 Α. Yes. 3 Do you have an understanding of what that Ο. number refers to? 4 5 Α. Yes, this would -- this is actually a patent 6 number for an issued patent. 7 Ο. If I could direct your attention two lines 8 further down on that same column, it reads "pending," and reading across that line, it reads, "pending, 9 Fujitsu, VSMP, Fujitsu, 42.3." 10 Do you see that line? 11 12 Yes, I do. Α. 13 What does the word "pending" refer to in that Q. 14 line? 15 "Pending" refers to a pending patent Α. 16 application that had been disclosed. In this case, the 17 holder was Fujitsu, and the disclosure was also Fujitsu. 18 19 Q. Now, is it your understanding that the document 20 entitled Patent Issues to Track appearing at pages 16 21 and 17 of CX-42 lists all patents and applications that 22 were disclosed during the 42.3 subcommittee up until 23 this time? I do not have that understanding. This, again, 24 Α. 25 was Mr. Townsend's personal list, and I'm not sure that

1

everything was included in it.

2 Q. If I could direct your attention back to page 3 13 of CX-42.

4 A. Okay.

Q. A document that bears the title Toshiba
American Electronic Corporation, and there's an
address, phone number, fax number and appears to be a
list of recipients.

9 Do you see that document?

10 A. Yes, I do.

Q. Can you please explain what this document is? A. This first page was a fax list. Mr. Townsend prior to meetings would also send this patent tracking and patent policy issue, send out by fax to all of the people on the list that you see here.

16 Q. And do you have an understanding as to why Mr.17 Townsend sent this out to the people on the list?

18 A. I received this particular one, and yes, I19 received many other copies prior to being at meetings.

Q. Do you have an understanding of why Mr.
Townsend sent this document out to the people on this
list?

A. The -- Mr. Townsend wanted to make certain that all of the people who had any kind of leadership role inside of JEDEC had copies of it for themselves and for

1 their committees to distribute.

2 Ο. If I could direct your attention to the 3 beginning of the first paragraph of the text, it reads, "Please refer to the existing rules of the EIA 4 governing patentable matters, which follow." 5 6 Do you see that? 7 Α. Yes, I do see that. 8 Do you have an understanding of the term Ο. "patentable matters"? 9 10 Yes, I do. Α. What is your understanding? 11 Ο. 12 As I said, anything that would be in the patent Α. process. Essentially if you believe that you have 13 14 ownership of a particular topic or a particular item, 15 then that is what he's referring to. Patentable, 16 whether a patent had actually been applied or not. MR. OLIVER: Well, I'll try to do it in logical 17 18 order this time, if I could now at this time offer into evidence CX-42. 19 20 JUDGE McGUIRE: Mr. Perry? 21 MR. PERRY: No objection. 22 JUDGE McGUIRE: So entered. 23 (CX Exhibit Number 42 was admitted into evidence.) 24 25 BY MR. OLIVER:

Q. Mr. Rhoden, are you familiar with a so-called
 new member orientation at JEDEC?

3 A. Yes, I am.

4 Q. What does that refer to?

5 A. The new member orientation -- excuse me a 6 moment.

7 The new member orientation inside -- in JEDEC 8 was -- there were a number of things, one of which was a lunch that we would have at each of the JEDEC 9 10 meetings, and it still continues even today, for new 11 participants that attend JEDEC meetings, and they have 12 the opportunity then to at this lunch participate in the lunch with other senior people within JEDEC, people 13 14 who have been attending, perhaps chairmen, perhaps just 15 long-term members, where they can ask whatever 16 questions that they would like to ask about JEDEC.

And there was also an orientation about other activities to try to help people learn the function of the committees themselves, presentations, how you make presentations, the format of them, that sort of thing.

Q. Let me be clear about the time period.
Focusing on the time period between late 1991 and
mid-1996, did JEDEC conduct new member orientations
during that time period?

25 A. Yes, Mr. Townsend was -- this was one of his

passions, if you will. The passion for the patent policy and the passion for helping new members. Since he was one of the original members of the JC-42 committee, he had an in-depth knowledge of the need to help new people coming in understand how and what was taking place. So, yes, this activity took place at I think almost every meeting.

Q. And was this activity conducted at the JC-42.39 subcommittee level?

10 A. Yes. Actually, it was conducted throughout 11 the -- it would be a particular day or a particular day 12 through the week, and as part of his patent tracking 13 policy, often he would make other presentations to try 14 to help people come up to speed and then offer the 15 lunch and things afterwards to anybody who wished to 16 have additional information.

Q. You referred to events during the week. Couldyou explain what you meant by that, please?

19 A. Oh, of course. The JC-42 committee, as I 20 mentioned, is made up of multiple point committees, and 21 the meetings would occur sequentially such that we all 22 had the opportunity to attend each of the committee 23 meetings. And so the events that I'm talking about are 24 particular committee meetings. Some may take a whole 25 day, some may not, and they would be sequentially

1 organized, much the same way -- we still do it pretty 2 much the same way today.

Q. Just to be clear, you are referring to the meeting of the 42.1 subcommittee would occur, followed by the meeting of the 42.2 subcommittee?

6 Α. It's not necessarily in order, 42.1, .2, .3, 7 but certainly there would be a relationship of 8 certainly the meeting of point committees. There would be a meeting of JC-42.3, that would some block of time. 9 The meeting of JC-42.1 would be some other block of 10 And all of these would be -- the reference that 11 time. 12 I'm using as these events would be committee meetings that would take place during the course of the time 13 14 that we met for a few days or for a week.

Q. By the way, was there much common membership among the various pointed subcommittees within JC-42?

17 Quite a bit. I would not say 100 percent. Α. 18 That's one of the reasons that we made certain that we 19 repeated the patent tracking throughout each of the 20 subcommittees to make certain that everybody had the 21 opportunity to hear, ask questions, and the same thing for the new member orientation. Mr. Townsend would 22 23 repeat his -- whatever message there, and he would certainly make himself available for comment and 24 25 questions.

1 Just to clarify for the record now, would it --Ο. 2 would it be logical to assume, then, that many 3 companies or many individuals attending the 42.3 subcommittee might actually be in attendance at other 4 5 42 committee meetings for the course of a week or so? 6 Α. Yes, that is correct. Many members still do 7 attend every single point committee or at least the 8 vast majority of them.

9 Q. How many 42 committee meetings are there per 10 year?

Well, there are four regular meetings, once a 11 Α. 12 quarter, and depending upon the workload for the committee, the amount of work that we have to do, we 13 14 often times hold special committee meetings in between 15 meetings, and so somewhere between four and eight. In 16 times of high activity, we will have eight meetings per 17 year and almost always have five. Four is a pretty 18 rare occurrence.

19 Q. Was that also the case between late 1991 and 20 mid-1996?

A. Yes, there were a lot of meetings during thatperiod of time.

Q. By the way, looking again at late 1991 through mid-1996, approximately how many members were there in the 42.3 subcommittee?

1 The number of members, probably on the order --Α. 2 when we talk about members, there are member companies. 3 Many companies would send multiple people, so in a typical room would be, say, 50, 60, 70 people or so, 4 5 but the number of member companies present would usually be somewhere around 40 or 50, something like 6 7 that. 8 Please correct me if I'm wrong, but would it be Ο. fair to assume from what you've just said that there 9 might be 60 or 70 individuals attending meetings up to 10 a week per time four to five times per year? 11 12 Yes, that is correct. Α. Coming back now to the new member orientations, 13 Q. 14 did you ever participate in any new member orientations? 15 16 Yes, on many occasions I did. Α. 17 And what was your role? Ο. 18 Α. My role as a long-term member and sometimes 19 chairman was to participate and help the new members in 20 their understanding of what took place inside JEDEC. 21 What, if any, discussion of patent issues took Ο. place at the new member orientations? 22 23 The patent issues would be reviewed to see if Α.

25 everyone had heard the patent presentation by Mr.

24

For The Record, Inc. Waldorf, Maryland (301) 870-8025

anyone had any questions, but by that time usually

1 Townsend, perhaps numerous times. So, it would -- it 2 occurred occasionally, but not often, with new members; 3 only if they had any kind of guestions, obviously. Mr. Rhoden, if I could ask you to find CX-306 4 Ο. in the pile in front of you, I believe it should be in 5 the small pile. It should be a JEDEC sign-in sheet. 6 7 Α. Okay, I've found it. I'm sorry. 8 That's quite all right. Ο. I'm trying to keep this straight, but it's a 9 Α. pretty big stack of papers. I'm sorry. 10 This is a document that bears a number of seals 11 Ο. 12 across the top and underneath that reads Meeting 13 Attendance Roster. 14 Do you see that? 15 Yes, I do. Α. 16 Do you recognize this document? Ο. 17 Yes. Α. 18 Ο. What is it? This is a sign-in sheet, and you can see the 19 Α. 20 JEDEC logo or the old logo at least in the upper 21 left-hand corner and the EIA logo in the middle of the This is a sign-in sheet that we would use at 22 page. 23 every meeting. People would sign in here, and this would be transferred to the head of the minutes, would 24 25 be from a sheet like this.

Q. Between late 1991 and mid-1996, do you recall
 signing a sheet similar to this?

A. Yes, every attendant would have signedsomething like this.

Q. Just to be certain I understand, I believe you
said that the names are transferred from this sheet to
the minutes. Is that correct?

8 Oh, yes. Actually, the people sign in, and Α. 9 then such that they are more legible, they are transferred from or -- transferred from this sheet then 10 to the printed document, and you see at the head of all 11 12 of the meeting minutes, the names that appear at the head of the meeting minutes would necessarily have 13 14 signed a sheet just like this to be transferred to that 15 point.

Q. Let me direct your attention to the first page of this document, please, and specifically to the caption underneath the box reading Committee Jentification and Meeting Location but just above the columns where it says, Name (Please Print).

In that box it reads, "To all Participants: Subjects improper for consideration under the EIA Legal Guides shall not be discussed at this meeting or elsewhere, see Part 1, General Guides (reverse side). See Special Guides in Parts II and III for engineering

1 standardization and marketing date programs, 2 respectively." 3 Then it continues, "Subjects involving patentable or patented items shall conform to EIA 4 policy (reverse side). Consult the EIA General Counsel 5 about any doubtful question." 6 7 Do you see that? 8 Α. Yes, I do. Now, between the time of late 1991 and 9 Q. mid-1996, did you have an understanding of the term 10 "patentable or patented items" as used on this sign-in 11 12 sheet? 13 Yes, I did. Α. 14 What was your understanding at that time? Ο. 15 My understanding is anything that an individual Α. 16 company claimed ownership, anything that they claimed 17 could be patentable, then that references the 18 patentable terminology that you see here, so that was 19 my understanding. 20 Ο. That sentence reads, "Subjects involving 21 patentable or patented items shall conform to EIA 22 policy." 23 Did you have an understanding of what that sentence meant? 24 25 A. Oh, certainly. That means that everyone had

1 the obligation to disclose. The patent policy is very 2 important to the operation of JEDEC, and so it's 3 repeated as many places as essentially we could put it, 4 here, the sign-in sheet, it's referred to in the 5 meetings, put on all the documents. 6 And then the final part that I read, "Consult Ο. 7 the EIA General Counsel about any doubtful question," 8 again, between late 1991 and mid-1996, would that 9 reference also have been to Mr. John Kelly? 10 Yes, that would be to Mr. John Kelly during Α. 11 that period of time. 12 Mr. Rhoden -- actually, strike that, please. Q. 13 Your Honor, at this time I would like to offer 14 into evidence CX-306. 15 JUDGE McGUIRE: Mr. Perry? 16 MR. PERRY: No objection. 17 JUDGE McGUIRE: So entered. (CX Exhibit Number 306 was admitted into 18 19 evidence.) BY MR. OLIVER: 20 21 Mr. Rhoden, if I could ask you to locate JX-54 Ο. in front of you, it should be the EIA Style Manual. 22 23 Α. Okay. MR. OLIVER: Your Honor, could I request --24 25 THE WITNESS: I'm sorry, I'm having trouble

1 finding it.

2 MR. OLIVER: Could I request that one of our 3 attorneys help Mr. Rhoden find the document? 4 JUDGE McGUIRE: Yes, that would be fine. Go 5 ahead and approach. 6 MR. OLIVER: May I approach, Your Honor? JUDGE McGUIRE: Go ahead. 7 8 MR. OLIVER: I apologize, Your Honor, if we 9 could have just a moment to locate that document. MR. STONE: Your Honor, is it a problem if 10 while this is going on if I just leave and --11 12 JUDGE McGUIRE: Oh, go ahead. Is this a good 13 time to take a 10 or 15-minute break at this time? 14 MR. OLIVER: That would be fine, Your Honor. 15 JUDGE McGUIRE: Let's take a break. We will be 16 back here at quarter until 12:00. We are in recess. 17 (A brief recess was taken.) 18 JUDGE McGUIRE: This hearing is back in order, 19 and you may continue at this time, Mr. Oliver. 20 MR. OLIVER: Thank you, Your Honor. 21 BY MR. OLIVER: 22 Q. Mr. Rhoden, do you now have in front of you a 23 document marked as JX-0054? 24 Α. Yes, I do. 25 It should bear a caption EIA Engineering Q.

1 Publication, Style Manual.

2 A. Yes.

3 Q. Do you recognize this document?

4 A. Yes, I do.

5 Q. What is this document?

A. This is the style manual for publications created inside of EIA, EIA and also JEDEC, even though at this time EIA/JEDEC -- JEDEC was a part of EIA officially.

Q. How did you become familiar with this document?
A. This document is -- was provided to all the
people that were part of any of the JEDEC committees,
and I assume also for TIA and EIA, but I have no
knowledge about that.

Q. Now, if I could direct your attention, please, to page 9 of JX-54. Towards the bottom of that page, there's a caption that reads 3.4, Patented Items or Processes.

19 Do you see that?

20 A. Yes, I do see it.

21 Q. If I could read a couple of sentences there for 22 you. "Avoid requirements in EIA standards that call 23 for the exclusive use of a patented item or process. 24 No program standardization shall refer to a patented 25 item or process unless all of the technical information

1 covered by the patent is known to the formulating

2 committee or working group."

3 Do you see that?

4 A. Yes, I do.

5 Q. Between late 1991 and mid-1996, did you have an 6 understanding of that passage?

7 A. Yes, I did.

8 Q. What did you understand the term "no program 9 standardization shall refer to a patented item" to 10 mean?

11 A. As I referred before, the concept is -- of the 12 policy is that once disclosure has been made of any IP, 13 it is a requirement that discussion about that topic 14 cease until the guideline as you see written here is 15 actually met.

16 In other words, the holder of the IP provided 17 the information, the technical information, and 18 necessarily the letter stating their willingness to 19 comply with the policy.

20 Q. If I could continue reading that passage, it 21 continues, "and the committee chairman has received a 22 written expression from the patent holder that one of 23 the following conditions prevails: 1, a license shall 24 be made available without charge to applicants desiring 25 to utilize the patent for the purpose of implementing

1 the standard, or 2, a license shall be made available 2 to applicants under reasonable terms and conditions 3 that are demonstrably free of any unfair discrimination." 4 5 Do you see that? Α. Yes, I do. 6 7 Q. Again, between late 1991 and mid-1996, did you 8 have an understanding of that passage? Yes, I did. 9 Α. What was your understanding at that time of the 10 Q. term "unfair discrimination"? 11 12 Α. Well, essentially unfair discrimination would refer to -- it -- perhaps it's better if I state it in 13 14 this way: It is a requirement that all people be able 15 to use the standards as they're created, and so unfair 16 discrimination would be if people were prohibited for 17 whatever reason from actually using or implementing a 18 standard that was created, so that's why this was a 19 requirement at that time. 20 Ο. Between late 1991 and mid-1996, under what 21 circumstances, if any, would JEDEC members have 22 included a technology for standardization if they 23 understood in advance that the technology would not 24 have been offered to everyone on a non-discriminatory 25 basis?

1 There is no case --Α. MR. PERRY: Excuse me, Your Honor, I would like 2 3 to object. I think that was calling -- lacks 4 foundation and calls for speculation unless we're 5 talking about his own understanding. JUDGE McGUIRE: Overruled. 6 7 Sir, if you have any answer to that question, 8 you may go ahead and answer. 9 THE WITNESS: Yes, there is no case where the patent process would have been included in a 10 standardization process if it was known and if the IP 11 12 holder was not willing to provide it on free or 13 nondiscriminatory terms. That would not happen. 14 BY MR. OLIVER: 15 Q.. Thank you. 16 If I could ask you to find JX-28 in the small 17 pile in front of you, this should be a -- I'm sorry, I 18 take that back. It is in the large pile. It's a December 1995 set of minutes. 19 20 Α. Okay, you say it's JX-28? 21 JX-28, yes. Ο. 22 Α. Okay. 23 JUDGE McGUIRE: All right, just so I'm clear here, tell me what exactly is in JX-28 at this point. 24 25 MR. OLIVER: Excuse me?

1 JUDGE McGUIRE: What is JX-28 that we're 2 referring to now? 3 MR. OLIVER: JX-28 is a set of the minutes from the December 1995 meeting of the JC-42 --4 5 JUDGE McGUIRE: As opposed to what we talked about earlier between the parties as being a joint 6 exhibit, is that -- I just want to be sure there's no 7 8 confusion here. 9 MR. OLIVER: This is one of the joint exhibits that we have identified as JX --10 JUDGE McGUIRE: Okay, but it hasn't been 11 12 offered up until this point, is that correct, because I 13 know we had the agreement, and that agreement has been 14 vacated as of this morning, so I just want to be clear 15 so we know where we're headed. 16 MR. PERRY: This is a separate proof, Your 17 Honor, of mostly JEDEC minutes, where several weeks 18 ago, in fact, we agreed to give JX designations to a 19 set of minutes that --20 JUDGE McGUIRE: Okay, I just want to be clear 21 so it's not confused ultimately with any other items of evidence that are going to be marked JX or joint 22 23 exhibits, but it is a joint exhibit, right? 24 MR. OLIVER: Yes, Your Honor. 25 MR. PERRY: Yes, Your Honor, and I don't think

1 actually the practical requirements of remarking 2 everything means that we're ever going to have any more 3 JX, just because the courtroom is full of RX and CX. JUDGE McGUIRE: Okay, I understand. 4 5 (Discussion off the record.) 6 JUDGE McGUIRE: Okay, can we comment on that? 7 Have these been offered and entered through this point 8 either through agreement of the parties that is not 9 included in the April 29th agreement, but was there an earlier agreement through the parties that these should 10 be entered into evidence? 11 12 MR. PERRY: There was an earlier agreement that 13 there would be no objection made if they were offered. 14 I don't believe we discussed that they would all come 15 in at once. 16 JUDGE McGUIRE: Right, and I am not asking they 17 all come in at once, but I guess at some point, then, 18 if you are going to have this offered, then it needs to 19 be offered, right, and then there will be no 20 opposition, I assume. 21 MR. PERRY: Correct. 22 JUDGE McGUIRE: Because this is not -- as of 23 this time, it hasn't been offered. You may have an understanding, but it hasn't been offered. 24 25 MR. OLIVER: Okay.

1 JUDGE McGUIRE: Okay? 2 MR. OLIVER: Yes, thank you, Your Honor. 3 With that in mind, at this time, we would like 4 to offer JX-54 for admission into evidence, please. 5 JUDGE McGUIRE: Mr. Perry, any objection? 6 MR. PERRY: No objection. 7 JUDGE McGUIRE: If not, so entered. (JX Exhibit Number 54 was admitted into 8 9 evidence.) BY MR. OLIVER: 10 Mr. Rhoden, do you have JX-28 in front of you 11 Ο. 12 now? 13 Yes, I do. Α. 14 Q. Do you recognize this document? 15 Yes, I do. Α. 16 What is it? Q. 17 Α. This document is JC-42.3 DRAM committee meeting 18 minutes from December 1995. 19 Q. If I could direct your attention to page 49 of 20 JX-28. 21 Α. Okay. 22 MR. OLIVER: Excuse me one moment, Your Honor, 23 please. 24 (Brief pause.) 25 BY MR. OLIVER:

1 My apologies, Mr. Rhoden, if I could actually Ο. 2 ask you to set that document aside. 3 Α. Okay. And instead, if you could please locate JX-59. 4 Q. 5 Α. Okay. 6 This should be a small document bearing a JEDEC Q. 7 caption at the top and seals at the top. Α. JX-59? 8 9 Q. Yes. 10 Α. Okay, I have it. Okay, JX-59 is a document, it says JEDEC Solid 11 Ο. 12 State Products Engineering Council at the top with 13 seals on the left and right-hand side. 14 Do you see that? 15 On the right-hand side? Yes. Α. 16 The seals on both the left and right-hand side 0. 17 of the caption? 18 Α. Yes, I do. And then a few line downs, it says, "Committee 19 Q. ballot, JC-42.3-92-85, item number 376.3." 20 21 Do you see that? 22 Yes, I see that. Α. 23 MR. PERRY: Your Honor, I didn't seem to get 24 that, if I could just look at it or get another copy. 25 MR. STONE: I have it, Mr. Perry.

1 MR. PERRY: I have got it. Thank you. 2 JUDGE McGUIRE: Go ahead. 3 BY MR. OLIVER: Mr. Rhoden, do you recognize JX-59? 4 Q. 5 Α. Yes, I do. 6 What is it? Ο. 7 Α. This is a committee ballot from the committee. What was the use of committee ballots? 8 Ο. This is -- when we would be heading down the 9 Α. process of making decisions inside of JEDEC, this would 10 be one of the steps that would be involved in that 11 12 process. We would issue a committee ballot. 13 Ο. If I could direct your attention to page 2, 14 please. 15 Page 2, okay. Α. 16 And if you see, starting about a guarter way Q. 17 down the page, there are some blank lines to the 18 left-hand side with writing to the right. Do you see 19 that? 20 Α. Yes, I do. 21 And about five lines down, there's a blank Ο. 22 line, and next to that it reads, "If anyone receiving 23 this ballot is aware of patents involving this ballot, please alert the Committee accordingly during your 24 25 voting response."

2 Α. Yes, I do. 3 Do you recall seeing language of that sort on Ο. ballots between late 1991 and mid-1996? 4 To my knowledge, I think I've seen this on 5 Α. every ballot that I've ever looked at. 6 7 Q. Between 1991 and 1996, did you have an 8 understanding of the language that I just read? Yes, I do. 9 Α. And again, based on your understanding between 10 Q. 1991 and 1996, what was your understanding of the 11 12 language that I just read? 13 This is the reiteration of the JEDEC patent Α. 14 policy requiring disclosure of any IP relating to work 15 going on in reference to this particular matter. 16 Between 1991 and 1996, was it your Ο. understanding that this marked the point in time at 17 18 which an IP holder was required to disclose? 19 Α. No, it was not. My understanding always was as 20 early as possible. That's the way it has always been 21 stated and the way we have always used it. You are 22 required as soon as -- as soon as you have knowledge of 23 a discussion taking place, a presentation, discussion, ballot, whatever, as soon as you become aware that a 24 25 topic is being discussed for which you know that there

Do you see that?

1

1 is IP, you are obligated to disclose.

2 JUDGE McGUIRE: Can we ask -- let me interject 3 just for my edification here. When you're talking about any IP, just for the context of your testimony, 4 5 what are you talking about? 6 THE WITNESS: When I'm talking about IP, Your 7 Honor, I'm talking about anything for which a patent 8 could be applied, is applied, is granted, anything 9 within the realm of the patent process as we've referred to it many times. Our process has always used 10 the term "patent" to apply to the patent process, if 11 12 you will. 13 JUDGE McGUIRE: Okay. 14 MR. OLIVER: Your Honor, at this time I would like to offer into evidence JX-59. 15 16 MR. PERRY: No objection. 17 JUDGE McGUIRE: So entered. 18 (JX Exhibit Number 59 was admitted into 19 evidence.) 20 BY MR. OLIVER: 21 Mr. Rhoden, I'd like to shift gears somewhat Ο. now and focus on the work of the JC-42.3 subcommittee 22 23 during the early 1990s. Could you explain in very general terms what 24 25 standardization work the JC-42.3 subcommittee was doing

1 in the early 1990s?

2 Α. Well, a number of things, but perhaps one of 3 the most significant things that we were involved in at the time was the development of the standard for what 4 5 is now known in the industry as Synchronous DRAM. 6 Why was the JC-42.3 subcommittee working on a 0. 7 standard for Synchronous DRAM? 8 Well, as I stated before, the user community Α. places demands on the industry about -- demands for 9 performance, price -- performance, features for a given 10 memory, and so the objective at the time was to develop 11 12 a next generation or a -- as is usually the case inside of JEDEC, an evolutionary improvement to what we were 13 14 already producing. So, we were -- set about in the process of 15 16 improving what we already had to make it more 17 applicable to systems, if you will, computers of the 18 future. I would venture to say that all the computers 19 in this room probably have SDRAM in them. In order to understand the work of the JC-42.320 Ο. 21 subcommittee at that point, it might be more -- it might be helpful at this point to talk a little bit 22 23 more about how memory actually works. Could you explain in brief terms how memory 24

25 stores and retrieves information?

1 Well, yes. Perhaps it would be helpful if we Α. 2 used -- I think there are some demonstratives that also 3 reference this, basically the inside cells of the memories themselves. 4 5 Ο. Okav. 6 MR. PERRY: Your Honor, I am going to let Mr. 7 Detre sit in my spot while we deal with this, pursuant 8 to what Mr. Stone was talking about the other day. JUDGE McGUIRE: That's fine. 9 10 MR. DETRE: Thank you. BY MR. OLIVER: 11 12 Mr. Rhoden, what does this first demonstrative Q. 13 show? 14 I'll try my best not to put anybody to sleep. Α. 15 I know engineers have a tendency to do that. 16 The -- this is the fundamental cell, and by 17 cell, it's sort of the lowest level piece of a DRAM, a 18 dynamic RAM, and what you see here is how the cell itself actually is organized. The information -- it 19 20 actually winds up being a voltage, high voltage or low 21 voltage -- is stored in the cell capacitor, and the 22 cell capacitor is the memory storage element, and 23 access to that memory storage element is made by the word line that you see going horizontal across the top, 24 25 and that activates a transistor that you see that then

1 transfers that voltage that is on that capacitor,

either high or low, to the vertical line that you see, which is called the bit line, sometimes called column, sometimes called bit line, and that is the fundamental operation of a memory cell.

Now, if you go to the next demonstrative, not to give you a headache, but what you see is this is -it's an X/Y array. By X/Y, I mean it's a

9 two-dimensional array, where the horizontal lines are 10 those same row lines that you saw in the previous 11 demonstrative, and the vertical lines are the column 12 lines or the bit lines that you saw in the previous, 13 and in every location.

Now, you can think about this in terms of a device that has a million storage elements, there would be a million of these cells. Obviously we don't have room for a million on the display.

Q. Focusing on the time period of the early 1990s just very, very roughly now, what magnitude of the number of cells would have been contained in memory at that time?

A. Along back in the 1990s, we were working on -in and about that time, relative, about 16 million --16 megabits, which is -- a megabit is a -- it's a power of two, so it's not quite a thousand. It's 1024. So,

1 it's a little bit more than 16 million bits of

2 information would be the level that we would be working 3 at at that time.

4 Q. Would that mean roughly 16 million cells in 5 a -- in memory?

A. Yes, it would.

6

Q. Mr. Rhoden, how does -- how does a system get information into and out of the memory cells?

A. Well, the -- you have the cell array here, and then this must be connected to the outside world in some way, and if you go to the next demonstrative, we can show a little bit about -- this is a representation of that same array. The X/Y dimension's still the same, the same row lines and the same bit lines or column lines, as they're called in the array.

16 Now, connected to that, we have to apply some 17 address, and there's two types of address. Since we 18 have a two-dimensional array, we have something that we 19 need to apply that would be the row address and something that we apply that would be the column 20 21 address, and you can see that connected to the outside 22 world that we saw before, we have the address lines, 23 and those address lines inside the device are translated into a row address location and also a 24 25 column address location, and each of those is
1 independently captured, if you will, by a strobe line. 2 So, there would be a strobe line, we refer to 3 it as, row address, strobe, clock, whatever you like, 4 that would capture the row address, at which time the 5 address information could change to a different address, and then there would be another line that 6 7 would be a column address strobe or column clock as is 8 often the case, and that would be used then to capture the information into the column address. 9

10 So, the row line would then highlight something -- and I can show you the operation here. 11 12 What has to happen is when the row address comes in, it will highlight a row line or word line, and remember, 13 14 this is going parallel across that array, so you have a 15 parallel array of all of these transistor cells, if you 16 remember the first cell that we looked at. Those are 17 then -- information is placed out on the bit lines, 18 column lines, and those are captured in the sense 19 amplifier.

Now, the sense amplifier, the name that you see there, the terminology, is sensing the voltage. So, you're trying to sense whether there was a high voltage or a low voltage for each of those column locations. And then finally, if you are trying to access this information, you provide the row address, as you

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 see highlighted there. Then the column address will 2 transfer everything in that row down to the sense 3 amplifiers. The next operation would be the column 4 address that would come in and pinpoint a particular 5 location in the sense amplifiers, and you would enable 6 that, and that would become the definition of the X/Yphysical location for a given location in memory. 7 8 And then on a read, this would then be broadcast out the device in the sense of data out. 9 So, what I've just walked you through here is a simplified 10 11 description of the read operation of a memory array. 12 You have the array, the row address, column address, sense amplifiers and then data that goes out. 13 14 Q. Okay, thank you. 15 I hope I didn't put anybody to sleep. Α. 16 MR. OLIVER: Your Honor, at any point during 17 this discussion, I invite you to ask any questions that 18 vou --19 JUDGE McGUIRE: Sure, I won't hesitate. I will 20 do that. 21 THE WITNESS: Okay. BY MR. OLIVER: 22 23 Is it possible to back up the slides and run 0. through that one more time, please? We are going to 24 25 try to go through this one step at a time, if you could

bring up the next slide. Then I believe the next slide after this, there's a horizontal red line that appeared.

Again, what does that red line refer to? 4 5 Α. The red line would refer to -- the row address would have been captured at that point in time, and the 6 row address, once it is captured, it would apply an 7 8 enable voltage, if you will, on the row line that we saw for the cells that connected horizontally across 9 there, and that would enable all of the transistors 10 that would transfer the bit information in the cell out 11 12 to the bit line or column line.

Q. Okay. Then the next demonstrative, I believe,
showed some green lines that were between the
horizontal red line and the sense amplifier.

16 A. Yes.

Q. Could you please explain what's represented bythose green lines?

A. Yes, this would be the transfer of this information. Once a row line has been enabled, then the transferred information would occur onto the bit lines, and those bit lines then would be transferred into the sense amplifiers, and it would sense the voltage and make the decision whether to capture a zero or one, because high voltage and low voltage, you

1 designate a one or a zero.

Q. By the way, are you familiar with the term
"RAS," R-A-S?

4 A. Yes, I am.

5 Q. What is RAS?

A. RAS is the row address strobe. It would be -it's often been referred to as the row clock. It would be the signal that would actually capture the row address into this row address element that you see at the side of the array, the left-hand side of the array.

11 Q. Okay. Now, once the data is on the sense 12 amplifiers, what happens next?

13 Α. Well, once you have data on the sense 14 amplifiers, it's necessary to select which of this 15 parallel large block of data that you're trying to 16 capture, either to write it or to read it, either one, 17 and you highlight that by applying a column address, 18 and a column address then highlights, as you see in the demonstrative here, the particular locations -- the 19 20 particular sense amplifier, that's what they're called, 21 that would pick a particular bit.

We have an X/Y array, and we pick a row of them, which is a horizontal series of them, and from that we pick a particular one. That's the basic operation.

1 It's a bit difficult to see from here, but it Ο. 2 looks as though there's a red line between the column 3 address block and the sense amplifier block? Α. Yes. 4 5 Ο. What does that red line depict? The column address would be a column address 6 Α. 7 decoder, if you will. It would be an address that 8 would be applied that would select a particular line. 9 And I also see a red circle on the sense Ο. 10 amplifier. What does that represent? That means that that particular sense amplifier 11 Α. 12 has been enabled to connect that sense amplifier to the 13 data output lines of the device. 14 Q. Okay. What is the next step in a read 15 operation? 16 In the read operation that's shown here, the Α. 17 next step would be that data is connected to the data 18 output lines, and the data then goes out of the device. The only difference between a read and a write is 19 exactly the same operation, except the data goes in the 20 21 opposite direction. 22 I'll follow up on that in just a moment. Ο. 23 Α. Okay. 24 Ο. First, you say the data goes out. Where does 25 the data go to?

A. The data would go then out onto the memory bus,
 the interconnection, if you will, between the device
 itself and the memory controller.

Q. Can you explain in a little bit more generalterm what a write operation is?

6 A write operation -- remember, I explained DRAM Α. 7 itself is just a scratchpad. It's a place where you 8 are going to store information, and then you are going to later go back and retrieve it, and the write 9 operation is the operation that actually takes 10 information from within usually the CPU, but it could 11 12 originate anywhere, it could be -- it's information 13 that's in the computer that you wish to store for later 14 use.

So, you take that operation, you do -- follow much the same process that we just described, and the data comes into the DRAM device and is stored in a memory cell.

Q. And in general terms, what is a read operation?
A. And a read operation is the reverse of that,
which would be the retrieval of that same information
that you previously stored.

Q. Mr. Rhoden, are you familiar with the conceptof asynchronous memory?

25 A. Yes, I'm familiar with the term.

Q. What is your understanding of asynchronous
 memory?

3 Well, asynchronous memory is a term that has Α. been used to describe memory organized much the same 4 5 that you see right here where the information about row address, column address, they're actually clocked in 6 7 with a row clock and a column clock that we call RAS 8 and CAS, but those blocks are not continuous free 9 running. By that I mean they do not continue in a periodic fashion. These would be applied only when 10 11 necessary or when required.

12 Q. Mr. Rhoden, you actually referred to the term 13 "CAS." What does that mean?

A. CAS is the partner, if you will, to what we previously described as RAS, and that would be the column address strobe, also known as column clock sometimes. The column address strobe is that control information that provides the captured -- the request to capture the column address into the column address location that you see on the drawing here.

21 Q. Just to further clarify RAS and CAS, when, if 22 at all, in this diagram would the row access strobe be 23 involved?

A. The row access strobe would be involved in therow address.

For The Record, Inc. Waldorf, Maryland (301) 870-8025

Q. In other words, at the time the row address is
 sent to the memory?

3 A. That is correct.

Q. And when, if at all, would the column access strobe be involved?

A. It would be involved at the column address,
which would be the column address strobe, the column
address at the bottom of the page there.

9 Q. By the way, these demonstratives have depicted 10 identification of a row address followed by 11 identification of a column address. Did it ever happen 12 the other way around? Did it ever start with the 13 column?

A. Well, I'm sure it has happened for some engineers, but that's not the normal operation of the device. That would be a mistake, I'm afraid. You have to enable the row before you can actually access the column address itself.

Q. Could one assume from that that the row access
 strobe would fire before the column access strobe?

A. Yes, in normal operation of the device, that'scorrect.

Q. Mr. Rhoden, you've described asynchronous memory. Are you familiar with the concept of Synchronous DRAM?

1 A. Yes, I am.

2 What does Synchronous DRAM mean to you? Q. 3 Synchronous DRAM actually brings an additional Α. 4 signal onto the device to actually gate information. 5 It is merely a clock to break up the access into periodic time elements. By that I mean small sections 6 7 of time. I think we may have a demonstrative even of 8 that.

9 MR. DETRE: Your Honor, for clarification, 10 perhaps when we're talking about Synchronous DRAM we 11 could just clarify whether we're talking about 12 Synchronous DRAM as developed at JEDEC or the general 13 category of Synchronous DRAM.

14 JUDGE McGUIRE: Can you answer that, Mr.
15 Rhoden?

16 THE WITNESS: Well, as I explained, the term 17 that's used in the industry that we call asynchronous 18 just applies to this block that you see here. The row 19 and the column are both clock, and so in a sense, they 20 are -- by technical definition, they are synchronous 21 devices.

However, we have used the term when you apply a continuous free running clock into a device, that also in the terms of the JEDEC definition is when we have called it synchronous, SDRAM.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 JUDGE McGUIRE: Does that clarify it for you, 2 Mr. Detre?

3 MR. DETRE: Partially, Your Honor. I mean, I 4 think as you heard yesterday, there is something that 5 was developed in JEDEC called an SDRAM, which stands 6 for Synchronous DRAM and refers to a specific device, 7 and then there's the general concept of synchronicity 8 of DRAMS.

9 JUDGE McGUIRE: So, what's your question now?
10 Are you asking him if he's talking about only that that
11 applied to the JEDEC, or in general?

MR. DETRE: That's the question, and I'm not sure that Mr. Rhoden made that clear.

14 JUDGE McGUIRE: Can you answer that in a very 15 cogent style?

16 THE WITNESS: Well, I'll try.

17As I said, in textbook definition, all of these18memories that we're talking about are synchronous;

19 however, when we talk about applying a single

20 continuous free running clock, we are talking about the 21 JEDEC definition of an SDRAM, okay?

22 JUDGE McGUIRE: That's fine.

Go ahead, Mr. Oliver.

24 BY MR. OLIVER:

25 Q. Mr. Rhoden, you referred to a clock. Are you

1 familiar with the term "system clock"?

2 A. Yes, I am.

3 Q. What does a system clock refer to?

A. A system clock is typically the clock found on the motherboard that all elements of the computer would operate within. So, they would be timed from the system clock, whether it be the DRAM, the micro -- the memory controller, the CPU, they all have some basis in the fundamental system clock.

Q. Do all operations occur at the same time? A. Certainly not. There is a -- in the DRAM, we just talked about a sequence, and so there are a sequence of operations that occur at -- in periods of time, sequentially, some things in parallel, but most operations occur in some sense of sequential operation.

16 Q. Can you explain how a write operation 17 transpires in connection with a system clock?

18 A. Yes, I -- that's the -- the write operation --19 perhaps there's a demonstrative that might help us 20 here.

21 We have in this particular picture, kind of to 22 refresh what we had before -- in a way we're all like 23 DRAMs, because we all need to be refreshed a little 24 bit -- so the refresh is the same clock lines, control 25 lines, address lines and a representation of some data

lines here between a memory controller and a single
 device, and we use this for demonstrative.
 This is the same memory bus that we showed

4 before connecting the memory controller and that memory 5 module that we used earlier, okay? And under the pin 6 names and definitions, you see exactly what we're --7 the clock and CAS -- excuse me, chip select, RAS, CAS 8 and finally write enable.

9 Q. Mr. Rhoden, would it be fair to say that this 10 document is somewhat simplified for the audience?

11 A. This diagram has been extremely simplified to 12 try to make it easily understandable for an audience 13 such as this.

14 Q. Do you think the demonstrative is helpful to 15 explain the basic concepts?

16 A. I think it is, yes.

17 Q. Could you use this demonstrative to explain how 18 the write operation occurs with a system clock?

A. Yes, the write operation would -- let me first give you an explanation, and then I think we have some animation that will show it.

First what would happen is we get the row address, followed by a column address with data, and that's how the write operation would occur. Would you like to see a demonstration of that or is that -- is

1 that sufficient?

2 Q. One second, please.

3 A. Okay.

Q. I'm sorry, Mr. Rhoden, could you please explainhow the write operation works?

A. Okay, the write operation itself would be -some information would go across for the RAS line -okay, here's a demonstration of exactly how a write operation would occur in the industry standard SDRAM.

10 Coincident with the clock, you see signals that 11 are the chip select and the RAS line from the control 12 signals on the left, in the BL. In addition to that you see in the red, which are the address lines 13 14 remember, the address, which it would be -- say that 15 that is the row address. So, row address corresponds 16 to the chip select and RAS, and if we -- I think this 17 will animate so we can show that we are first sending 18 this across, and you will see that we have a burst 19 length of four.

And followed by the RAS -- so, now the SDRAM has captured information from the row address, and a couple of clock periods later or so, we would get information that would come coincident with the column address, and if you could stop that for a moment, as soon as it gets here -- right there.

1 Now you see that the control lines are slightly 2 different than before. You see, once again, the chip 3 select, and this time it's not the RAS line, but it is the CAS line that's asserted, and also the write 4 5 enable, to say that this is the column address, and it's also a write. So, the column address along with 6 7 the write. I have the column information that's accompanied with this. I have -- also, in this case I 8 have the data that's coming across on the data line. 9 Since it is a write, I'm sending data to the SDRAM 10 rather than retrieving it from. 11

And you can continue this, and you'll see what happens, it goes ahead, and now this is data that goes into the SDRAM that would subsequently be stored into the cell.

16 Now, because this is a burst length of 17 four -- if you will stop it for a moment -- this also 18 indicates a burst. You will see this is SDR write, burst length of four underneath the subheading 19 20 underneath Synchronous DRAM. SDR write, burst length 21 of four, also has a continuous burst of data that's 22 followed, which would be four groups or four columns of 23 data that would come coincident with a single address. And so if you run that, you can see, you had 24 25 the first one that has already gone, you have the

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 second one, and each one of these would correspond to a 2 clock edge that comes into the device, and you see now 3 the third, and ultimately you'll see the fourth as 4 well. 5 And this has been slowed down by about a 6 billion to one, so you get some concept of how fast this is happening. 7 8 JUDGE McGUIRE: Thank you for that, how fast it 9 happens. 10 THE WITNESS: Okay. BY MR. OLIVER: 11 12 Mr. Rhoden, you just covered an awful lot in Q. that description. 13 14 Α. I'm sorry. 15 It's very helpful, but you did cover an awful Q. 16 lot. Could you perhaps break it down piece by piece? 17 First, once again, the blue line that we see at 18 the top is the clock line. Is that right? 19 Α. That is the clock line, yes. 20 Okay. Now, we've seen a square figure moving 0. 21 from left to right across that blue line. 22 Α. Yes. 23 What does that refer to? Ο. The square figure moving from left to right is 24 Α. 25 just a -- it's a pictorial representation that the

1 clock is actually traveling in that direction.

2 Q. Are you familiar with the term "edge" of a 3 clock?

A. Yes, and this is -- as you see here, this is an edge. As a matter of fact, this is what we call the rising edge. The rising edge would be the one where it transitions up, versus the falling edge where it transitions down.

9 Q. When you say transitions up, transitions from 10 what up to what?

Oh, okay. In all of the signals that operate 11 Α. 12 within the computer, the typical interface is between voltages, and so in the clock line here, this would be 13 14 from a low level voltage to a higher level voltage, 15 perhaps near zero, perhaps near three volts. The 16 actual voltage is not important. It's from a low level 17 voltage to a higher level voltage is how we describe 18 the transition. So, if I'm transitioning from a low 19 voltage to a high voltage on a particular signal, 20 that's how I determine the rising edge, and the edge is 21 when that condition occurs, but once it's high, it's stable, and once it's low, it's also stable, but at the 22 23 transition, the transitions are the ones that are 24 important to us.

25 Q. Now, you also referred to an SDR. What does

1 that mean?

2	A. SDR is just an industry acronym that we use for
3	single data rate. So, the clock is actually going to
4	have a piece of data for every clock period. So, it's
5	a single rate as it refers to the clock period itself.
6	Q. Now, I believe you said that all operations
7	take place in time with an edge of the clock. Is that
8	correct?
9	A. That is correct.
10	Q. Now, in SDR, do operations take place in
11	conjunction with the rising edge or the falling edge or
12	both?
13	A. In SDR, the operations take place in terms of
14	the rising edge of the clock.
15	MR. OLIVER: I propose to run the demonstrative
16	one more time. Do you have any other questions you'd
17	like to ask before we do that?
18	JUDGE McGUIRE: No, you're doing fine on that
19	point, so no, but go ahead and run it again.
20	BY MR. OLIVER:
21	Q. Okay, if we could perhaps run the demonstrative
22	one more time, and again, if you could explain what is
23	happening as we see it.
24	A. Okay, you can see the row address along with
25	the rising edge of the clock and the row address
	For The Record, Inc.

strobe. There's a time period later, some time period that you will apply the column address, and the time period later in this particular representation appears two clock cycles later.

5 And along with that, you see the rising edge 6 and the column address, and the column address comes 7 coincident with the data also for the first piece of 8 data. And then on every subsequent rising edge for a 9 burst length of four, you see data that continues 10 across the device, from the controller into the DRAM 11 itself.

Q. And that's what we see here as the rising edge?
A. And that's what you see. You're seeing write
data transition from the memory controller into the
SDRAM itself.

Q. And that was just defined by --

16

17 And I think you will have one more. Α. So, this 18 should be the fourth piece of data in burst that goes 19 across. Now, in a real time system -- viewing this, you have to, in order to be able to see it, you have to 20 21 capture it such that you can view it after the fact, 22 because this is happening literally billions of times, 23 very quickly.

Q. Now, you've also referred to burst length.A. Yes.

Q. Could you explain again, please, what that means?

3 Α. Yes. Actually, the burst length itself -- you see, this is SDR, which is a single data rate, SDRAM. 4 5 The right burst length would say that the burst length 6 itself, that's how many blocks of data come connected one with the other associated with a given address. 7 In 8 this case, it's four. So, we saw four sequential blocks of data transition into the device. 9

10 Q. Are there typical values for burst length in a 11 JEDEC-compliant SDRAM?

12 Yes, in SDRAM, there's -- well, three that are Α. 13 commonly used and there are some others that are 14 available as well, but the three that are commonly used would be a burst length of two, which you would have 15 16 two blocks of data that go along with a particular 17 operation; four, which is just what you've seen here; 18 and also eight, eight would be just more of the same. 19 You'd just see more data continuing after the single 20 column address.

Q. Okay, we've looked at a write operation. Could you explain how a read operation works?

A. The -- yes, the read operation is actually very similar to the write operation, and I think we have a demonstrative that will show that. And fundamentally,

the read operation is the same in terms of the address and control, with the single difference being that we're performing a read instead of a write, and so we won't indicate that by the write line, and that's appropriate.

6 Would you like to play it so you can see it at 7 this time?

8 Q. Yes, please.

9 Α. Okay, you see here the read is the same -- the 10 row address part is exactly the same, followed by some period of time later, and I'll ask you to stop it when 11 12 the column address shows up here in a moment. And in the read operation, what's different is the control 13 14 information -- if you'll stop that for a moment. You 15 see here that we have that same chip select, we have 16 that same CAS, the same column select line, the same 17 rising clock and the same column address.

18 There's two things that are different here 19 compared to the read -- excuse me, compared to the 20 write. The read is different. And first of all, 21 you'll see the final control signal that's listed here, which is the write enable signal, is not asserted, and 22 23 since it's not asserted -- if it's asserted one way, it's a write. If it's asserted the other way, it's a 24 25 So, in some senses, people call this the read.

1 read/write line. We just call it the write enable 2 line, but there's a long history for why you select 3 particular signals.

But what's different in addition to that, 4 5 there's also no data, because remember, we're trying to 6 read data, so the memory controller does not have 7 knowledge of what data it wants. It is making a request now of the SDRAM. So, if you'll continue this, 8 9 you can see -- but before you continue it, let me draw 10 your attention, up underneath Synchronous DRAM, you see an SDR - read, burst length of four, same as before, 11 12 and you see the terminology that says CAS latency of two, and CAS latency of two is an indication of when 13 14 the data will become available at the output end.

15 So, CAS latency of two will say how long do we 16 wait after we send the command before we can expect to 17 start seeing data on the bus, okay? So, if you 18 continue it, you will be able to see that. So, now, 19 the request has gone into the SDRAM, and so I'm going 20 to wait a couple of clocks later before I can expect 21 that I will see data coming back to the memory controller, and you'll see, as this edge arrives, you 22 23 see data coming back, and if you stop it there, you will see that the data is back right as the clock is 24 25 arriving, the point being that's your two clock

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 periods.

2 Now, if you continue, you'll see the same thing 3 you saw before, except the data now is going in the opposite direction. For the write, it goes from the 4 5 memory controller into the SDRAM, remember, we were 6 jotting something down. And now we've decided to go back and look at our notes, and we're going back and 7 8 we're extracting that note that we wrote down. You can think of it the same way that all of you in the room 9 10 use your yellow pad, except this is green, not yellow. 11 So, then you'll see burst length of four, and 12 once you see four pieces of data go along -- and notice that these come across one piece of data for each clock 13 14 period, and that's -- a complete transition of clock, from high to low to high again, that would be a -- from 15 16 high to low to high, that full clock period, okay? 17 You just anticipated my next question, so --Ο. 18 Α. I'm sorry. -- when you refer to a clock period, then that 19 Q. 20 would include one rising edge and one falling edge. Ιs 21 that right? 22 That's correct. The clock period includes a Α. 23 full period of one that's high and a full period of one 24 that is low also. 25 Perhaps we could run this one more time, and Q.

1 perhaps you could just identify for us the beginning of 2 the first, the second, the third clock cycles, et 3 cetera.

A. Okay. So, you see here, this is the first 4 5 clock cycle, and we now have a clock that's low, and so 6 we're now in the middle of the cycle as the clock is 7 transitioning to low, and now we will have the 8 beginning of the next clock period, so we have a full clock period that's transitioned at this time. 9 And we are going to see one more clock period where transition 10 is low and then back to high --11

12 Q. And then we have number three here?

13 A. Only two, two so far.

14 Q. Would this be the third -- the beginning of the 15 third clock cycle?

A. This would be the beginning of the third clock cycle, that's correct. And then this would be the beginning of the fourth that you're seeing here in a moment. And at the beginning of the fifth is when you would expect to see information out on the bus that comes back. So, that's at the beginning of the fifth is when it is broadcast on.

Now, obviously these lines are moving in real time, and the illustration is set up so you can see the direction of flow. You cannot see this operation with

the naked eye. You need some kind of demonstrative or some kind of tool to help you see this, but this is exactly what's happening inside all of these computers right now.

5 Q. Now, could you please explain CAS latency one 6 more time in the context of this moving animation?

7 Α. Yes, and CAS latency is that period of time from when the column address arrives at the SDRAM and 8 when the data shows up. It's a relative number that 9 10 says if it's two, then there's basically two periods of clock before the data becomes available. If it's 11 12 three, then there would be three periods of clock. And 13 period, remember, is a rising and a falling, so you get 14 both. So, CAS latency two or CAS latency three would 15 appear -- would represent full clock cycle differences, 16 okay?

Q. In other words, an example such as this with
CAS latency two --

19 A. Yes.

20 Q. -- if the column address information was sent 21 at the beginning of the third clock cycle, then the 22 data would arrive back at the beginning of the fifth 23 clock cycle. Is that right?

A. That's the general way to look at it, yes.Q. Perhaps we could run this one more time, and

1 then if you could perhaps explain that latency period 2 as it transpires.

A. Okay, so we see the row address, followed -now, this one also shows, it's a couple of clock cycles later, where it went between the row address and the column address, but that has no relationship to CAS latency. CAS latency is strictly the relationship between the column address and the data, not the relationship between the row and column address.

10 So, from this period of time, you can count two 11 clock cycles until you can expect to see data back at 12 the controller itself. And so you see a full period go to the device, and in the -- toward the middle of the 13 14 cycle is where the data comes out and actually arrives 15 at the controller at the time that you see the 16 information being -- the clock transition there. So, 17 that is a two clock period transition.

18 And after that, the data arrives every clock 19 cycle, once per clock cycle for a single data rate. 20 That's a term I'm sure you'll use a lot.

Q. I believe that we also have a demonstrativethat would show a CAS latency three.

A. Okay. Now, this is the same type of thing, and you'll notice that the first part of this is going to be exactly the same. So, if we run this demonstrative,

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

you will see that row address goes in the same time
 frame that it went before, and then column address is
 going to go in the same time frame that you saw before.
 Okay, go ahead and run it.

5 So, row address transitions on a clock edge, and in our representation, a couple of clock cycles 6 7 later is when the column address -- this is pretty 8 typical for a system. Now, the column address does not have to be two cycles later, it could be more or in 9 some cases even less, but after I arrive with the 10 column address, then we will have CAS latency of three. 11 12 We'll predict how long it is between the arrival --13 now, stop it for a moment.

Now, this edge is going to initiate something inside the SDRAM, and inside the SDRAM, what you're going to see is the initiation for how long it takes now for the data to come back out. What we saw before was two, so this time you can count to three, and if you get longer than -- the CAS latency would just get longer, longer or shorter. So, go ahead and continue.

You see latched here, and if you count clock periods, so we now have for midway through, and all the way through one period, and we will go through a second period. This is a CAS latency two.

25 Q. Ah, okay.

1 A. Okay? Sorry, there is a mistake in the 2 demonstrative. I'm sorry about that. So --3 So, if that were truly a CAS latency three, Ο. there would have been one additional clock period --4 5 Α. That's right, there would be an additional 6 clock cycle before you saw information. T --Q. Okay. Now, do we have a demonstrative that 7 8 would explain a burst length of eight? 9 Yes, burst length of eight would be the same Α. kind of thing, except you're going to have eight pieces 10 of data, and I think you also have that if you'd like 11 12 to see it. 13 JUDGE McGUIRE: I'm not sure we have to go 14 through that at this point. 15 THE WITNESS: Okay. 16 MR. OLIVER: Okay. 17 THE WITNESS: You have -- oh, sorry. Any 18 questions, I'd be glad to go through them. 19 JUDGE McGUIRE: I don't have any at this point. 20 THE WITNESS: Okay. BY MR. OLIVER: 21 22 Q. Okay, Mr. Rhoden, are you familiar with the 23 concept of a dual edge clock? 24 Α. Yes, I am. 25 What does that refer to? Q. For The Record, Inc.

Waldorf, Maryland (301) 870-8025

1 Well, the concept of dual edge clock is, as we Α. 2 described, the clock itself has two edges, the rising 3 edge and it also has a falling edge, and there's a concept associated -- a dual edge clock, all clocks are 4 5 dual edge clocks. Now, if you take dual edge clock and add something else to it, then it may mean something. 6 7 Ο. Are you familiar with the concept of DDR SDRAM? 8 Yes, and in DDR SDRAM, the dual edge clock --Α. the difference between the single data rate and the 9 double data rate is strictly at the data level. 10 Data actually transitions on both the rising edge and on the 11 12 falling edge of the clock itself, and that is representative. So, you have a dual edge clock. 13 14 So, instead of transitioning -- data 15 transitioning once per clock period, as we talked about 16 before, you now get data twice per clock period. You 17 get it on the rising edge and on the falling edge. So, 18 you get two data phases or two pieces of data for every 19 clock you go through. 20 Ο. And do you have a demonstrative that shows 21 that? Yes, I believe we do have a demonstrative of 22 Α. 23 Back up, you had it right. One more time. that. No? 24 There. 25 You see here that the Synchronous DRAM's double

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 data rate, everything about it is essentially the same. 2 In fact, all of the control is the same, because the 3 same -- the control itself operates in the same way. You'll notice on the left there is an additional 4 5 signal, and that's the DQS. The DQS is actually going 6 to tell us the timing of what's going on on the data 7 line itself. It's a strobe to indicate the -- when 8 data is actually -- it travels with data, so it's a clock, if you will, of the data itself. 9

10 Okay, I think you can run this. What you will see is -- except I think -- can you halt this for a 11 12 moment? I think you need to advance the slide one more time so you can see the relationship of DQS. So, go 13 14 back -- oh, go ahead and cancel the animation, if you will and advance one foil until we have -- no? Okay, 15 16 back up. We can -- we can go with this. Go back now 17 to the DDR that you had. That's fine.

18 From this point, you can get the view what's 19 actually happening with the double data rate. The 20 double data rate is actually data transitioning across. 21 You notice that the rising edge is when information 22 about the row address transitions. The same thing is 23 true about information transitioning for the column address. Notice that it always occurred on the rising 24 25 edge. So, double data rate from a control and address

1 perspective is identical.

2 Now, what's different is that this is a read, 3 and so during the read, what we're going to see is after a period of two clock cycles later, we will see a 4 5 CAS latency. After the two clock cycles of CAS 6 latency, we see the data strobe line indicate that data 7 is coming, and as the clock transitions -- now, stop it 8 for a moment. What you can see is a clock transition of from low to high of the data strobe. We're now not 9 10 looking at the clock, we're looking at the strobe, because the strobe is going with the data, in the same 11 12 direction of the data. Okay, continue for a second.

13 Now, on the next transition of the data strobe, 14 you see another piece of data. So, stop it for a second. Notice that this is a falling edge. So, on 15 16 the data strobe on the rising edge and the falling 17 edge, you have data, and this is coming with this 18 clock, this data strobe clock that comes along. This is an intermittent data signal -- excuse me, strobe 19 20 signal. And we talked about strobe when we talked 21 about row address and column address.

And if you continue, then you'll see the burst length of four transitions in two clock cycles instead of one -- excuse me, instead of four. Okay, that's the completion.

1 MR. OLIVER: Your Honor, any questions about 2 dual edge clock for --3 JUDGE McGUIRE: No. THE WITNESS: I'm sorry if I put anybody to 4 5 sleep. 6 JUDGE McGUIRE: I'm sure there are questions, 7 but I'm not prepared to ask them. 8 THE WITNESS: Okay, I'm sorry. BY MR. OLIVER: 9 Mr. Rhoden, are you familiar with the concept 10 Q. of programmable burst length? 11 12 Yes, I am. Α. 13 What does programmable burst length mean? Q. 14 Programmable burst length would indicate that Α. 15 you could selectively change the length of the burst 16 inside a device through a number of ways, perhaps using 17 a register inside the device. 18 Ο. Do you have any demonstratives that would help 19 illustrate that? 20 I believe there are some demonstratives here Α. 21 that have -- that can show us where the register might 22 be. If we look here at burst length, you see the same 23 basic operation, that the DRAM itself hasn't changed in a lot of years, and if you go with the programmable 24 25 burst length -- perhaps go to the next one.

Yes, what you can see here is that there is a mode register in the upper left-hand corner, and the mode register itself would contain information, and that information would indicate what the value -- what the length of the burst would be.

6 There's some circuitry that's also referenced 7 there, probably a little difficult to see in the blue, 8 as to how the burst might actually function, but the 9 key thing is that you would be able to change the 10 length from two to four to eight merely by changing the 11 data in the register device itself.

12 Q. In a typical system using an SDRAM, how 13 frequently would that system change the burst length?

A. Probably never. Most I would say typicalsystems never change it.

16 Q. Mr. Rhoden, are you familiar with the concept 17 of programmable CAS latency?

18 A. Yes, I am.

19 Q. Can you please explain what that means?

A. I think we also have a demonstrative to show the same thing. It's going to look very much the same as the other, because it's in effect in the SDRAM exactly the same register. It's merely different bit locations within that same register, and the programmable CAS latency changes the amount of time

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 between when data is requested and data is applied at 2 the output or received at the controller, and the same 3 kind of thing operates here. We have programming and changing. You can go 4 5 from -- the typical SDRAM is a CAS latency of two or Other values have existed. 6 three. 7 MR. OLIVER: Could you give me one moment, 8 please, Your Honor? 9 JUDGE McGUIRE: Sure. (Brief pause.) 10 BY MR. OLIVER: 11 12 Mr. Rhoden, I believe that you said earlier Q. that the various diagrams that we've been looking at 13 are somewhat simplified, shall we say? 14 15 Oh, overly simplified in some respects, but the Α. 16 point being that they're very simple, to where you can 17 actually understand the operation. That's the main 18 point. There's another demonstrative that's on the 19 Q. 20 screen now. Can you please explain what this 21 demonstrative shows? 22 Yes, this demonstrative is an indication of a Α. 23 little higher level, a little more complex drawing, although still very simple, where you have those same 24 25 control, clock, address lines connected to memory

modules now, because in a real system, you would be using modules rather than individual devices in a typical case, and you would see a wide range of data bits, because then data bits, since I'm communicating with multiple DRAMs at the same time, I will have, by definition, multiple data bits coming back at the same time in parallel.

8 And so in this particular picture, you see four devices, and each one of these devices could correspond 9 That's been our example that we've been 10 to 16 bits. using, we've been using 16-bit data devices, and so it 11 12 would take four of those devices operating together to produce 64 bits of data information. And so they work 13 14 much the same way, except now they're communicating 15 with four devices and they operate at the same time and 16 produce the information.

And likewise, you can see the module D1 and module D2, I can communicate with either module. So, I can request or store information to either location, to or from either location.

21 Q. Could you summarize for us very briefly what 22 the different color lines are on here?

A. Yes, the different color lines are the same colors we've been using this morning. The blue again is the clock. The yellow is the control lines, that's

1 the ones where we're making the decision about what 2 type of operation. The red itself is the address 3 lines, where we're deciding which addresses we're trying to access either for read or write. 4 And the 5 green that you see here are -- the green lines are 6 representing the actual data lines in the system 7 itself. 8 Mr. Rhoden, let's shift gears a little bit here Ο. 9 and turn to the Rambus system. Let me ask you first, when did you first hear of Rambus? 10 It would have been in probably about 1990 or 11 Α. 12 so. 13 I'm sorry, can you repeat that? Q. 14 About 1990 or so, perhaps a little before that. Α. 15 At some point in time during the early 1990s, Q. 16 did you gain any familiarity with the Rambus architecture? 17 18 Α. Yes, I did gain some familiarity. 19 Q. Can you please explain how that came about? 20 Α. I was working at Hewlett Packard at the time, 21 and Rambus came to Hewlett Packard to give us a presentation about this new memory that they were 22 23 developing, new memory that they had. So, that's where I gained my first information about Rambus. 24 25 If I could ask you some questions about the Q.

1 Rambus architecture based upon your level of knowledge 2 at that time gained in part through that meeting, if 3 you could answer my following questions on that basis? I will try, yes. 4 Α. 5 MR. PERRY: Your Honor, I don't know your 6 preference. I was just wondering if this might be a 7 good time for a lunch break. We're switching into a different --8 9 JUDGE McGUIRE: That thought had entered my 10 mind. Do you have some idea as to how soon you want to 11 break? When is a good time? This might be a good time 12 to break if we're getting off on a whole new area, but 13 it's up to you, Mr. Oliver. It's your case. 14 MR. OLIVER: This would be a fine time, Your 15 Honor. 16 JUDGE McGUIRE: Yeah, I think it would be, and 17 I appreciate that, Mr. Perry. 18 Then why don't we break until I think 2:30, and at that time we'll have court reconvene. We are now in 19 20 recess. 21 (Whereupon, at 1:00 p.m., a lunch recess was 22 taken.) 23 24 25
1	AFTERNOON SESSION
2	(2:30 p.m.)
3	JUDGE McGUIRE: This hearing is now in order
4	and reconvened at 2:30 p.m.
5	At this time, you may proceed, Mr. Oliver.
6	MR. OLIVER: Thank you, Your Honor.
7	BY MR. OLIVER:
8	Q. Before the lunch break, we had been looking at
9	SDRAM memory modules and had begun to talk about RDRAM.
10	Do you recall that, Mr. Rhoden?
11	A. Yes, I do recall.
12	Q. Perhaps to refresh our recollection, could we
13	bring back up the demonstrative we had on the SDRAM
14	module?
15	A. Okay.
16	Q. Mr. Rhoden, could you explain once again what
17	these lines demonstrate?
18	A. Yes, this is a memory subsystem, memory
19	controller and memory modules with the bus that
20	interconnects them with the clock line in blue, the
21	control lines in yellow, the address lines in red and
22	the data lines in green.
23	Q. And Mr. Rhoden, I believe that before the lunch
24	break you had testified that while you were at Hewlett
25	Packard, you had heard a presentation by Rambus of
	For The Record Inc

1 their technology. Is that right? 2 Α. Yes, I did. 3 And roughly what time period was that again, Ο. 4 please? 5 This would have been about 1990, in that time Α. frame. 6 7 Q. If you could answer the following questions 8 based on your understanding of the Rambus technology in 9 the early to mid-1990s, please. 10 Α. Certainly. During the early to mid-1990s, were you 11 Ο. 12 familiar with Rambus' memory architecture? 13 During the 1990s? Α. 14 Ο. Yes. 15 Yes, as a result of a visit, yes, I was. Α. MR. DETRE: I'll object, Your Honor, on the 16 basis of foundation. We have only heard about one 17 18 presentation that he saw in 1990, nothing about the mid-1990s. 19 20 JUDGE McGUIRE: Could you clarify that 21 question? Otherwise, that is sustained. 22 BY MR. OLIVER: 23 Between the presentation you've spoken about Ο. and mid-1996, did you have occasion to learn more about 24 25 the Rambus architecture?

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

399

1 A. Not a great deal, no, sir.

2 Between the time period of 1991 and 1996, did Q. 3 you have an understanding of the Rambus architecture? Α. Yes, I did. 4 5 Ο. Are you familiar with the term RDRAM? 6 Α. Yes, I am. What does RDRAM mean? 7 Ο. 8 RDRAM was the term coined by Rambus, Rambus Α. 9 DRAM, for their particular flavor of DRAM that they 10 were designing. How, if at all, does RDRAM differ from the 11 0. 12 memory module that we've been looking at? Actually, in quite a number of ways. 13 Α. I think 14 we do have a demonstrative that will show some of that, 15 and the most obvious difference, as you can see, that 16 the signals that we've been treating as address, data 17 and control are now all shared across the same narrow 18 bus, and the clock is now a loop clock that goes out 19 and back. So, it's physically different from the one 20 in its implementation of how information is actually 21 propagated in the system. 22 You referred to a narrow bus. What did you Ο. 23 mean by that? Oh, the width of the bus is eight bits, eight 24 Α. 25 lines in this particular case, and the original

1 approach was to use only eight bits to do all

2 functions, address, data and control across the same 3 function -- across the same lines.

Q. How would that compare with the typical numberof bits in a typical SDRAM system?

A. Well, a typical SDRAM has dedicated address lines, dedicated data lines and dedicated control lines to do those functions in a parallel way, and the bus typically is wider in terms of the pin count, the number of bits that are involved in the communication. O. How much wider would a typical SDRAM bus be?

A. A typical SDRAM bus would be over 100 pins, 100to 120 pins, something like that.

Q. Now, I notice that the bus lines on this demonstrative have multiple colors. Can you explain, please, what that represents?

17 The demonstrative is actually attempting to Α. 18 illustrate that address, data and command all share the same lines, such that there's no longer a red line 19 20 dedicated to address, there is no longer a vellow line 21 dedicated to control and no longer a green line 22 dedicated to data. They all share the same exact 23 lines, and they -- the term that we use in the industry is multiplex. They interleaved, if you will, all of 24 25 the different functions onto the same lines.

Q. Did you understand the RDRAM architecture to be
 a multiplexed architecture?

A. Yes, I did, called multiplexed bus and packet protocol is the two terms that were very common in use at that time.

Q. I'm sorry, could you repeat that, please?
A. Multiplexed in terms of the signals themselves
and packet based in that all of the information was
accumulated into something that is referred to as a
packet. It's just a terminology that's used in the
industry to describe an architecture like this.

12 Q. Could you please explain in a bit more detail 13 how the Rambus packet-based system worked?

14 Yeah, I think there's also some more Α. 15 demonstratives to give you some information. This 16 would show on successive clock cycles, you can see that 17 the address and control or a read operation would go 18 into the RDRAM from the memory controller, all shared on the same lines, at different intervals of time. 19 20 Sometimes it would be address, sometimes it would be 21 This is just a simplified approach showing command. 22 it.

Q. What do the red and yellow boxes indicate?
A. The red and yellow boxes, those that are red
indicate address information, those that are yellow

For The Record, Inc. Waldorf, Maryland (301) 870-8025 402

1 indicate control information, and the vertical lines 2 that actually separate the boxes would indicate 3 different intervals of time. So, in other words, the first interval would have some red and some yellow. 4 5 The second interval might have all yellow. The third 6 interval may also have all yellow. This would be the 7 type that we would call a packet of information. So, 8 on successive clock cycles, we would see different pieces of information. 9

10 Q. What would happen with the data in a read 11 operation?

12 Well, this is a read request, and so the read Α. request would then go into the RDRAM, and the read data 13 14 would come back at a later time. I think there's 15 the -- yeah, at some later time than the read, which 16 would be also a packet of data, would then be returned 17 back to the memory controller across those same exact 18 lines. So, the sharing of the lines means sometimes 19 the lines are being used for address, sometimes they're 20 being used for control, sometimes they're being used for data. 21

Q. And how would a write operation work on the RDRAM architecture?

A. How would a write operation?

25 Q. A write operation.

A. I think the next demonstrative will actually show that, where the packet itself would just be larger and the address, control and data would be handled on successive clocks, if you will, within the system.

Q. Now, you also mentioned the Rambus clocking system. Could you explain that in a bit more detail, please?

8 Yes, this clock that you see here is a -- you Α. see there is what they call an early clock and a late 9 10 clock, which is a round trip. Some people refer to it as a loop clock, and I think there's a demonstrative 11 12 that actually will show how that works. It goes from 13 a -- you see the term bus master. It's also a memory 14 controller, if you want, but it's basically 15 information -- you see the outbound clock comes out the 16 top, and it loops around and travels back, and 17 necessarily the little clocks that you see would 18 indicate that the data arrived at each of the locations, each of the DRAM devices at a different 19 20 time, and then internally the RDRAM would use the 21 relationship between both the inbound and the outbound 22 clock to determine what function they would do or how 23 they would synchronize.

24 Q. Now, did the Rambus architecture use modules of 25 any form?

A. They have had modules, yes, later, and I think
 we have an example of the modules themselves.

3 Q. Can you explain what the multi-colored lines 4 depict here?

5 Α. Sure. This is the same thing that you've seen before, CPU, memory controller, along with the chipset 6 7 and the other functions, and from the memory controller 8 into the RDRAM modules is a bus that goes up into the module, through the module itself, exits the module, 9 goes to the next module, and continues in a more or 10 less serial fashion. And the Rambus DRAMs themselves 11 12 attach directly to the connections on these modules, and they communicate with one device at a time. 13

14 Q. We had earlier looked at a demonstrative that 15 showed eight bus lines. Would there be more bus lines 16 in the case of a Rambus module?

17 A. There would be less.

18 Q. Excuse me?

A. Would there be more? Please restate your
 question.

Q. Yes. Earlier we saw a demonstrative showing eight bus lines. In the case of a Rambus module, would there be more bus lines?

A. Not necessarily. It would be eight, and all of the information would be contained in that packet of

1 information. So, it would be a -- if you want, a 2 narrow bus. All of the information for particular 3 DRAMs would all be contained in that. MR. OLIVER: Your Honor, you've survived the 4 5 memory introduction today, but before I move on, do you 6 have any questions that you would like to ask? 7 JUDGE McGUIRE: No, I do not at this time. 8 Thank you. THE WITNESS: Okay. 9 BY MR. OLIVER: 10 I'd like to shift gears now and talk about some 11 Ο. 12 of the presentations that were made at JEDEC. Before we do, however, I would like to talk briefly about the 13 14 JEDEC procedure that was followed in setting standards. 15 First, Mr. Rhoden, based on your time 16 participating in the JEDEC 42 committee, do you have an 17 understanding of the procedure that was followed by the 18 JEDEC 42.3 subcommittee in setting standards? 19 Α. Yes, I do. 20 Ο. Can you please explain that procedure briefly? Yes. I -- there's -- it is in one of the 21 Α. presentations that we have if you would like a 22 23 pictorial view of it, but the procedure itself is essentially discussions will take place inside a JEDEC 24 25 meeting, and from the discussions, presentations are

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

406

1 generally created either after the discussion, during 2 the discussion, sometimes before the discussion takes 3 When someone has an idea that they'd like to place. bring into the committee, they will bring in a 4 5 presentation, and then we will make presentations, and 6 based on the presentations -- and the committee may 7 generate other discussions and may also generate the 8 development of other presentations for that matter.

9 Our procedure that we follow inside of the 10 JC-42 committee is we typically have a first 11 presentation, then followed by -- after some review, 12 follow that by a second presentation, at which time we 13 would decide if we want to have a ballot or not have a 14 ballot, a ballot to decide additional information or 15 what level of support.

And from that, if the ballot were to pass, then we would move that ballot perhaps on to the final review process, which would be a procedural review to make sure that due process was followed at -- at that time it was the JEDEC Council, now it's the JEDEC board of directors.

Q. Mr. Rhoden, if I could ask you to find CX-302 in front of you. It's a document we looked at this morning.

25 A. Yes. Yes, I have it.

For The Record, Inc. Waldorf, Maryland (301) 870-8025 407

Q. And if I could ask you to turn to page 23.
 A. Okay.

Q. Can you please explain what this page depicts? A. Yes, this was an indication actually of some of the work that took place around -- in the development of DDR memory.

Q. I see at the top Development Name DDR II. What8 does that refer to?

9 Α. DDR II was the second generation of DDR memory, 10 and DDR was just a second generation of SDR memory, that these are based -- within JEDEC, we follow the 11 12 process of evolutionary progress. So, there's some 13 thousand things that go into the making of a particular 14 DRAM, and we tend to change just a few, maybe a 15 handful, maybe -- sometimes two or three, sometimes 16 four or five, but that's the typical process, is we 17 just evolve one to the next, to the next, with as 18 little changes as possible, because it's much easier to 19 bring the whole industry along when you make minor 20 changes.

21 Q. Would it be fair to say, then, that DDR II was 22 a -- was intended to be a standard that would come 23 after the DDR SDRAM standard?

A. By definition, I mean, what DDR was originally called by a lot of the people that worked on it, we

1 called it SDRAM II, and it wasn't until Fujitsu

2 actually coined the term DDR that we came up with a 3 different name, called it DDR as opposed to SDR II or 4 something like that.

5 Currently, DDR II, the next revision, if you 6 will, is called DDR II for lack of a better name. If 7 somebody comes up with a better name, I'm sure we'll 8 name it again.

9 Q. By the way, does your diagram here indicate 10 that the standard-setting work for the DDR II standard 11 started in late 1999?

A. Oh, actually, not at all. The -- we had a -there's always future work that goes on inside of JEDEC, and through that future work, especially even -it was very formalized even in the DDR II time frame. We had a future DRAM task group, and the task group itself was tasked with the idea of coming up with the next generation of memory.

As always, you start out with a bunch of ideas, a slate, and what you're going to do with it, and that took place much before 1999. What happened in 1999 was, as a result of all of the work that was taking place in the JEDEC task group, the decision was made that indeed the industry, the users, the suppliers all wanted to base the next generation memory off of the

current generation memory, because as I explained, it's
 extremely painful to try to come in and change too many
 things at one time.

And so, the decision was made that we would use DDR as the baseline, and so all of the work that had taken place for the couple of years prior to that would then wind up starting with this as a baseline, if you will, starting point, and then we would take the rest of the work that took place in that task group and feed it into other areas, if you will.

Q. If I could direct your attention to the box appearing between the first presentations and second presentations, it reads, "Simulate & Revise."

14 Do you see that?

15 A. Yes, I do.

16 Q. What did that refer to?

17 Actually, if you see the legend down in the Α. 18 lower left, you'll see that this box is highlighted 19 such that this is actually engineering work. The white 20 boxes are work that takes place inside JEDEC, and 21 simulate and revise is something that engineers would undertake to investigate the validity of the proposals, 22 23 and so we would do a first presentation, people would go away and try putting some examples together, and 24 25 simulate is actually a software way to try things out.

There are a lot of software programs that allow us to experiment, and experimentation would have been done through software programs to see if the proposals had merit or needed further modification. So, that would be simulate and revise those first presentations, and then we would go to the second.

Q. If I can ask you to go to the box after second presentations, it reads, "Simulate & Validate," and what did that refer to?

By the time you're getting to second 10 Α. 11 presentations, things should be in a little bit more 12 firm order, and so the revisions would only be if you 13 found it necessary to fix something, because you've 14 made some basic decisions by that time, and so you 15 would simulate and validate. What you would take is 16 the second presentations and continue simulations, 17 through software again, and through a level of software 18 further down that would actually validate that these, indeed, were reasonable decisions to be taken -- to be 19 20 making, and proceed then to the ballot process.

21 Q. Now, when you prepared this document, you 22 indicated that you expected the standard to be 23 published in 2002. Is that right?

A. Yes, I did.

25 Q. And was the DDR II standard, in fact, published

For The Record, Inc. Waldorf, Maryland (301) 870-8025 411

1 in 2002?

2 Α. Well, it was published in 2002 to JEDEC 3 members. It's not yet complete for publication, but it's very close right now for publication to the rest 4 5 of the world. The published -- we're going through the 6 final -- actually, we are in the last white box, if you 7 will, with the final spec revision of what's going on. 8 So, the final spec is not yet available to the general 9 public. If I understand correctly, then, is it your 10 Ο. testimony that work on the DDR II standard started 11 12 before the fourth quarter of 1999 and is still not yet published? 13 14 Yes, that -- exactly. It started quite a bit Α. 15 before that. 16 Ouite a bit before that? 0. 17 Well, I think we would have to look at the Α. 18 record to show exactly when. As we're working on 19 feature sets, we tend to pick those feature sets that 20 appear to be reasonable at the time that we're creating 21 a standard, and often times things that we choose not to include in a particular revision, we just hold 22 23 around and use later. That's a very typical process, we do that, and so some of the things that were 24 25 proposed for DDR II started many years before, but the

1 activity of the task group that actually was charged 2 with creating a next generation for this started a 3 couple of years before that.

Q. Now, is that time frame unusual for JEDEC 4 5 standards?

6 Α. No, it's not, not for a complete revision like 7 this.

8 Why does it take so long to develop a JEDEC Ο. standard? 9

Well, the JEDEC process doesn't take very long. 10 Α. 11 The -- I mean, part of what this slide is telling you 12 is that the JEDEC steps themselves are pretty simple and straightforward. It is the actual engineering 13 14 effort that takes place in the shaded boxes, that's 15 where the real work is. That's what takes the most 16 amount of time, and that takes months and often times 17 years.

18 The ones where you see proto test and build, 19 you are actually physically building systems to try 20 this out, and it takes a good deal of time to do that. 21 JUDGE McGUIRE: Sir, let me interject and ask a 22 question. You testified earlier that in this process, 23 there's a lot of competition to get out these things on 24 time, because everything is happening so quickly. 25

THE WITNESS: That's right.

JUDGE McGUIRE: How does that comport with what you just said about at times this takes years for these to evolve into a standard?

THE WITNESS: It's a very good question, Your Honor. The -- the -- we always are faced with a trade-off, and the objective is to get things out as soon as possible, and the "as possible" usually has more to do with the engineering than it does the actual process.

10 The JEDEC process itself -- many years ago, 11 perhaps the process itself took as long as a couple of 12 years. Now the process itself is very short, I mean a 13 matter of a few months now. And so, what we've done is 14 we've removed the process itself from the bottleneck, 15 and now the bottleneck is actually the engineering 16 itself.

I mean, that was when I indicated -- I said now, if we could just speed up the technology. The technology development itself -- some things we can propose, we can conceive, but until it's actually available for us to build, until fabs are actually built and constructed, and these things take years to build, we cannot complete the process.

24 BY MR. OLIVER:

25 Q. Mr. Rhoden, with respect to the JEDEC

standard-setting process, do most members have similar ideas as to what features they would like to see in standards or is there sometimes difference of opinions?

A. Oh, it's almost always a difference of opinion.
Q. Can you explain what factors might lead to
differences of opinion?

A. Well, differences -- when we're working on a particular device or whatever, there will be proposals that are made that come from usually a number of different companies. Sometimes multiple proposals or multiple ideas, if you will, come from a particular company, but more often than not, it comes from a variety of companies.

So, you will have several different proposals that will be made inside JEDEC as to what path we should take for the next improvement cycle, if you will, of what we're working on.

Q. What effect, if any, do such differences ofopinion have on the timing that you've been describing?

A. Well, the differences of opinion are something that people have to investigate to see if particular -if the particular proposals are viable or if they -- it usually winds up being that engineers themselves come up with the ideas, so they're almost always reasonable ideas, and it's just a question of then deciding which

1 path they're going to take.

2	Q. Mr. Rhoden, if I could ask you to find JX-10 in
3	front of you. That should be a set of meeting minutes
4	from the December 1991 meeting. It will be in the
5	large stack in front of you.
6	A. Okay, I have it. It was easy, it was on top.
7	Q. Mr. Rhoden, do you recognize JX-10?
8	A. Yes, I do.
9	Q. What is this document?
10	A. This is a meeting minutes for the JC-42 DRAM
11	committee from December 1991.
12	Q. Were you present at this meeting?
13	A. Yes, I was.
14	Q. Is there a way to tell from the document that
15	you were present?
16	A. Yes, actually, the as we talked about the
17	sign-up sheet, we take the names from the sign-up
18	sheets, and they are translated to the names that you
19	see at the front, by members, by others present, and it
20	goes across a couple of different pages that you see
21	here. The first two pages are primarily people that
22	attended the meeting.
23	Q. Now, as of December 1991, was the JC-42.3
24	subcommittee working at that time on developing a
25	standard for SDRAM?

A. Yes, they were. They had been working for some
 time on it.

3 Do you recall what methods were being proposed Ο. at that time to determine CAS latency and burst length? 4 5 Α. Well, actually, there were a number of methods 6 that were under discussion at that time, and the -- as 7 proposed by a variety of companies, and in this time frame, there would have been several different 8 9 proposals, probably contained in these minutes I'm 10 sure. Could I direct your attention to page 4, 11 Ο. 12 please, and specifically to item 4.8, which reads, "TI 13 Sync DRAM." 14 Do you see that? 15 Yes, sir, I do. Α. And underneath that, it says, "TI showed a 16 Q. 17 revised presentation (See Attachment I)." 18 Α. That's correct. 19 Q. Do you recall what this presentation was about? 20 Α. Yes, this would have been TI's opinion about 21 what we should be doing for the next generation memory device, and it would be contained in these meetings in 22 23 Attachment I. Q. Could I ask you to turn to Attachment I, 24 25 please. I believe it's at page 56.

1 A. Yes, page 56, yes.

2 Q. Is that, in fact, the Texas Instruments 3 presentation that was referenced in point 4.8? 4 Yes, it is. This would be the referenced item Α. 5 from the minutes. 6 Now, in this Texas Instruments presentation, Ο. 7 how was Texas Instruments proposing to determine the 8 CAS latency value and burst length value? 9 Α. Well --10 Objection, Your Honor. MR. DETRE: There has been no foundation laid that this witness knows what TI 11 12 was proposing. 13 JUDGE McGUIRE: I think that's sustained. 14 Could you requestion --15 MR. OLIVER: Yes, Your Honor. 16 BY MR. OLIVER: 17 Mr. Rhoden, were you present at the December Q. 18 1991 JC-42.3 meeting? 19 Α. Yes, I was. 20 Were you present when Texas Instruments 0. 21 presented their proposal? 22 Yes, I was. Α. 23 Did you observe that presentation at the time? Ο. 24 Α. Yes, I did. 25 How was Texas Instruments proposing to Q.

1 determine the CAS latency and the burst length in their 2 presentation?

3 Α. The -- as you can see from their presentation, under the second main bullet item, they say, "Features 4 5 to be programmed in the WCBR cycle." WCBR, it was an earlier definition of what we later changed to be the 6 7 mode register set cycle. And underneath that you will 8 see several bullets, the last of the four bullets up there says, "Data clock latency," and data clock 9 latency was a term that was used at that time that we 10 later changed to be CAS latency. It's just a choice of 11 12 terms that everybody has a -- at first has perhaps many 13 different ideas of what name to call it, and Texas 14 Instruments called it data clock latency, and 15 ultimately we decided that the standard terminology 16 would be CAS latency.

Q. So, does that indicate, then, that TexasInstruments was proposing a programmable CAS latency?

A. That is correct, they were proposing to use aregister to program the value for CAS latency.

Q. Now, with respect to burst length, how was Texas Instruments proposing to determine the burst length?

A. In the same fashion. You can see they say,"Features to be programmed into the WCBR cycle." In

1 the second bullet item, you see wrap length, and wrap 2 length is actually the term that Texas Instruments used 3 at the time. Later that was changed to be burst length, and it's strictly a terminology. 4 Wrap is one 5 term that was used at the time. It's the same thing. 6 They were proposing that we program this in with a 7 particular register through the WCBR cycle. Q. Now, Mr. Rhoden, I would like to reference 8 9.3.1 of the -- I'm sorry, strike that, please. 9 Mr. Rhoden, based on your understanding of the 10 JEDEC disclosure policy at that time, was this 11 12 presentation work the type that would trigger a disclosure obligation? 13 14 Α. Certainly it would. 15 If I could ask you to turn back to the minutes Q. 16 at page 4. If I could direct your attention to item 17 4.9. 18 Α. Okay, I see that. 19 Q. It reads, "Toshiba Sync DRAM." 20 Do you see that? 21 Yes, I do. Α. What does that reference refer to? 22 Ο. 23 That refers to another Synchronous DRAM Α. 24 presentation, this time made by Toshiba, and it would 25 be contained in item J of the appendix or attachments,

1 excuse me.

2 Now, were you present at the JC-42.3 Q. 3 subcommittee meeting when Toshiba made its 4 presentation? 5 Α. Yes, I was. 6 Q. And did you observe that presentation? 7 Α. Yes, I did. 8 Do you recall what that presentation was about? Ο. Yes, I do. 9 Α. What was the presentation about? 10 Q. It was about Toshiba's proposal for the feature 11 Α. 12 set and methodologies to be used for the next generation Synchronous DRAM. 13 14 If I could ask you to turn, please, to page 66. Q. 15 Sixty-six? Α. 16 Yes. Ο. 17 Yes, I see it. I have it. Α. 18 Ο. All right. Is that the Toshiba presentation that was referenced in item 4.9? 19 20 Α. Yes, it is. 21 Now, how was Toshiba proposing to determine CAS 0. 22 latency and burst length? 23 Actually, if you look to the next page, you can Α. see that Toshiba actually had more than just a list of 24 25 what they wanted to do. They showed exactly the

methodology. Again, they're saying synchronous mode set proposal, so mode set cycle later became known as mode register set. The timing diagram that you see there is actually the same as the one that TI had proposed, which was the -- TI called WCBR, but it is the same function.

7 And then Toshiba actually proposed a register 8 description that's right below that. You see the mode 9 field description, and then all of the list. Once 10 again, they were proposing that it be done by a 11 programmable register.

12 Q. When you were referring to the timing diagram, 13 were you referring to the lines underneath number 1, 14 mode set cycle?

15 Yes, I'm sorry. The timing diagram is the Α. 16 normal engineering term, and you'll see the period of 17 clock that -- the clock goes up and down, basically the 18 series of squares indicates time periods that we saw in 19 operation before, and you see the signals, the RE, CE 20 and W, which were -- the ones that we saw before would 21 be RAS, CAS and write enable. This is RE, CE and W, just again, a different terminology being proposed at 22 23 this time until it was finally selected.

24 Q. So, the timing diagram would be those five or 25 so next to the CLK, RE, et cetera?

1 Α. That is correct.

2 And you also referred to a mode field Q. 3 definition. Were you referring to the series of boxes that are in a line below caption number 2? 4 5 Α. Yes, I was. 6 Ο. If I could direct your attention, underneath the heading Field, there's a term that I believe reads 7 "module length." 8 Α. 9 Yes. Do you see that? 10 Ο. Yes, I do. 11 Α. 12 What does that refer to? Q. 13 Modulo length is -- a modulo is another word Α. 14 that is used in the industry for wrap or also later 15 They were talking about sequentially accessing burst. 16 data, and modulo was the methodology that -- it's a 17 term that -- there's so many terms in engineering that 18 have very similar meaning, and this is one of those 19 that -- whether you call it wrap or whether you call it 20 modulo, it just depends on which company you come from 21 usually. It's basically the same thing. 22 Q. Now, if I can direct your attention to the 23 right-hand side, it says, "Mode, 1 bit, 2 bits, 4 bits, 8 bits." 24 25

Do you see that?

1 A. Yes, I do.

2 Q. What does that indicate?

3 Α. From what we've seen this morning, that would be a burst length of one, a burst length of two, a 4 5 burst length of four and a burst length of eight. Two, 6 four and eight are the ones ultimately adopted. 7 Q. And how did Toshiba propose to differentiate 8 between the one, two, four and eight? 9 Α. By programming values into the mode register fields listed as the M. You see the last four bits, 10 A0, A1, A2, A3, would be listed in Ms, and by changing 11 12 those four bits, you would be able to program what they called modulo, which is ultimately burst length. 13 14 If I could direct your attention three lines Ο. 15 further down in the Field column, it reads "latency." 16 Do you see that? 17 Yes, I do. Α. 18 Ο. What was Toshiba proposing with respect to 19 latency? 20 Α. Toshiba was proposing latency, later became 21 called CAS latency, and as you'll recall, TI called it a data clock latency, proposing programming the values 22 23 into this same mode register to control how many cycles actually were involved in the -- basically the data 24 25 out, the term that we later called CAS latency.

1 Q. Mr. Rhoden, if I could ask you to turn back to 2 page 5 of JX-10. 3 Α. Okay. And if I could direct your attention to 4.10 at 4 Ο. 5 the top of that page. 6 Α. I see it. 7 Q. It's difficult to read, but I believe it reads, 8 "Samsung 16M Sync DRAM." 9 Do you see that? 10 Α. Yes, I do. What did that refer to? 11 Ο. 12 This was a presentation that Samsung made at Α. the meeting for their proposal as opposed to Toshiba 13 14 and TI about how we would implement the next generation 15 Synchronous DRAM. 16 Were you present at the JC-42.3 subcommittee Ο. 17 meeting when Samsung made this presentation? 18 Α. Yes, I was. 19 Q. Did you observe that presentation? 20 I did. Α. 21 Do you have an understanding as to what that Ο. presentation was about? 22 23 Yes, it is Samsung's proposal about Α. implementation of Synchronous DRAM. 24 25 If I could ask you to turn, please, to page 70 Q.

1 of the minutes.

2 A. Okay.

3 Q. Is that, in fact, Samsung's proposal?

A. Yes, it is.

5 Q. How was Samsung proposing to determine the 6 burst length and latency value?

Well, actually, as you can see here, Samsung 7 Α. 8 was in favor at this time of a very simple operational 9 device, and they were proposing -- on the first half of the slide, you'll see the first bullet, second bullet, 10 third bullet and fourth bullet, they were proposing 11 12 that we create a device that would exist common on the The last two bullet items, fast page and 13 same die. 14 static column mode or fast page mode and static column 15 mode would have been at that time the existing memories 16 common in the industry, and they were proposing that on 17 that same die that they could add additional feature 18 sets.

One would be a synchronous eight-bit wrap mode with a clock pin, and the other would be a synchronous burst mode with a clock pin, and they were proposing to select between these as a manufacturing option, metal mask or whatever you like. So, while these would exist on the same die, they would select it at manufacturing, which function they would actually ship.

Q. How did Samsung propose to select which item
 would ship?

3 Α. That would be a manufacturing option, probably 4 be either a metal mask or a bonding option, and let me 5 explain what that is. Metal mask would be if they changed a particular layer in the design, in the 6 7 manufacturing process. If it was a bonding option, 8 then it would be a given die, and they would actually 9 connect wires inside their package to select which function actually operated in the device. 10 Would that also be known as fixed option? 11 Ο. 12 Oh, certainly, it would be fixed, because it Α. would only come out in one way. 13 14 If I could direct your attention to the next Ο. 15 page, the bottom of page 71, and the last line of that 16 slide reads, "Fuse option for serial and interleaved wrap mode." 17 18 Do you see that? 19 Α. Yes, at the bottom of the page, I see. 20 What was Samsung proposing with respect to the 0. 21 fuse option for serial and interleaved wrap mode? 22 Samsung was proposing using a fuse option to Α. 23 actually select between the type of burst mode, whether it was interleaved burst mode or whether it was 24 25 sequential burst mode, and it's not important, but

1 the -- which one is which, just that they were two 2 different modes of operation of the device, and they 3 were proposing for selecting between those two different burst options. They were proposing using a 4 5 fuse to do that. 6 Ο. How would a manufacturer use a fuse to select between those options? 7 8 Well, a fuse is a pretty common --Α. MR. DETRE: Objection, Your Honor. 9 We have had no foundation that the witness is expert in any kind of 10 manufacturing. It's not clear to me whether he's still 11 12 recalling now or --13 JUDGE McGUIRE: Overruled. I'll entertain the 14 answer if you have one. 15 THE WITNESS: Thank you. 16 The -- fuses are very common in DRAM, and fuses 17 are common in perhaps many devices, but certainly in 18 DRAM. Fuses are a common element that's used to select 19 particular functions. Inside DRAMs that are shipped 20 today, they use fuses to select bad bits or good bits. 21 When they're testing a device, if they find a block that's bad, they would use a fuse to actually block 22 23 that bad one out, and they always build the devices with some extra hanging around, and they will then 24 25 program it such that they can replace the bad one for

1 the good one.

2 So, fuses were pretty common at this time, 3 still are very common, and they were proposing using a 4 fuse similar to the ones that were in common use at the 5 time and still today to actually select this option. BY MR. OLIVER: 6 In late 1991 and early 1992, did you have an 7 Q. 8 understanding as to whether it would have been possible 9 to use fuses to determine the CAS latency and the burst 10 length? Α. I --11 12 MR. DETRE: Objection, Your Honor. I think 13 that Mr. Oliver is now getting into expert testimony 14 from the witness and his opinion on what might have 15 been possible, and Mr. Rhoden hasn't been designated as 16 an expert. 17 JUDGE McGUIRE: Overruled. 18 THE WITNESS: As I said, fuses were a very 19 common function that existed in all the memory at that 20 time, so fuses would have been an easy selection, and 21 Samsung was very much in favor of it, because it would be -- it would provide a simple device. 22 23 BY MR. OLIVER: Do you recall whether any JC-42.3 subcommittee 24 Ο. 25 members proposed to use fuses to determine either CAS

1 latency or burst length?

2 Α. The discussion certainly took place. I was the 3 discussion leader for most of the SDRAM throughout its 4 development, and a fuse was one of the options that was 5 considered for a very long time, until we finally settled on the register. So, yes, indeed, many people 6 7 did. By the way, would -- in terms of how use of 8 Ο. fuses was being discussed within 42.3 at the time, was 9 10 that being discussed as an alternative to programming CAS latency or burst length through the mode register? 11 12 Certainly it would be, yes. Α. 13 If I could ask you to turn back to page 5 of Q. 14 the minutes, please, and if I could direct your 15 attention to the second item, the 4.11, beginning with 16 Mitsubishi. 17 Do you see that? 18 Α. Yes, I see it. What did this item refer to? 19 Q. 20 Α. This item referred to the Mitsubishi proposal 21 for Synchronous DRAM, and their proposal would be contained in the attachments, item L it looks like. 22 23 Were you present at the 42.3 subcommittee Ο. meeting when Mitsubishi gave this proposal? 24 25 Yes, I was. Α.

1 Did you observe the Mitsubishi presentation? Ο. 2 Α. Yes, I did. 3 Now, what did the Mitsubishi presentation Ο. involve? 4 5 Α. Mitsubishi -- I can actually turn to it if you 6 like, but Mitsubishi actually made a proposal slightly 7 different. Mitsubishi was in favor of using pins to 8 select the options as opposed to fusible links or 9 programmable registry. Okay, let's go ahead and turn to that proposal. 10 Q. 11 I believe it appears on page 74. 12 Can you explain what in the Mitsubishi presentation would set forth their proposal for using 13 14 pins? 15 Excuse me? Α. 16 Could you please point out which portion of the Ο. 17 written Mitsubishi presentation explains their proposed 18 use of pins? Okay, sure. The -- if you look at the table at 19 Α. 20 the top of their page here, it lists at the top of the 21 first column, it says Pin, and at the top of the second column it says Function, and you'll notice that there's 22 23 a clock pin, there's something they call a BT pin, which they label outside as a burst mode. 24 There's a WP 25 for wrap mode, and there's a WT for wrap type, and each

1 one of them are defined.

2 What they were proposing was the use of these 3 pins, in other words, adding additional pins to the device itself to actually control the functions of the 4 5 burst length, the burst type and the -- the -- as you 6 can see over here, it says the burst mode -- that all 7 of them are shown in the function itself, what type --8 and they call it -- once again, I'm using the term 9 burst, and I apologize, because burst and wrap -- since 10 they mean the same to me, I apologize. They're using the term selects wrap mode, but 11 12 wrap and burst are synonymous terms in the discussion 13 of SDRAM. 14 Q. Can you explain in a bit more detail how 15 Mitsubishi was proposing to use pins to set the burst 16 length, for example, or the wrap length? 17 Certainly. They were proposing just taking Α. 18 pins, available pins that were on the device, and using 19 those pins to generate the type of function and the 20 type of operation for the devices themselves. These would be external pins to the device. 21 Mr. Rhoden, if I could direct your attention to 22 Ο. 23 the box in the lower left-hand corner of the page, page 74. 24 25 Yeah, I just managed to mess it up. Sorry. Α.

1 Okay, the box at the lower left hand, yes. 2 Do you see there's a heading BT, a heading WP, Q. 3 and a heading Mode? 4 Α. Yes. 5 Ο. Do you see that? 6 Then underneath BT, for example, there's Hs and 7 Ls. 8 Α. Yes. What does that refer to? 9 Q. The -- since these are external pins to the 10 Α. device, this table refers to, if you connected these, 11 12 the H would represent a high voltage level, the L would represent a low voltage level. So, I have external 13 14 pins with a device, and if I connect, for instance, 15 both of the pins to a high voltage level, then I would 16 be in the mode of normal operation. If I connected the 17 two pins both to low, then you could look at the bottom 18 and you could see that I would be in a four-bit wrap 19 operation. And the one above that, if you want to see 20 it, says with BT, the first signal of H, and WP, the 21 second signal low, you would be in an eight-bit burst operation -- wrap, sorry. 22 23 Based on what you testified earlier, would it Ο. 24 be fair to say, then, that the L-L would refer to a

25 burst length of four?
1 A. That is correct.

Q. And H-L would refer to burst length of eight?
3 A. That is correct.

Q. Okay, we've discussed now use of programmable features in mode register to set CAS latency and burst length, use of fuses to separate -- to determine the burst type as well as discussions of fuses involving CAS latency and burst length.

9 A. Right.

10 Q. And use of pins to set CAS latency and burst 11 length. Is that right?

12 A. That is correct.

Q. Were there any other methods of determining CAS latency or burst length that were being proposed at any time period during late 1991 or early 1992?

16 Yes, during committee discussions, there's --Α. 17 as is often the case, if you give ten engineers a 18 problem, you'll probably get 12 or 14 solutions, and the same is true inside the discussions inside the 19 20 committee. People were proposing a number of other 21 approaches to the same type of thing. All we're trying 22 to do is set a mode of operation for the device, and 23 since most of them would operate in that particular mode constantly in any given system, the actual 24 25 methodology had a lot more flexibility about what you

1 could select and how you could use it, because it was 2 just a static condition that you would put the part in, 3 and so -- I'm not sure I can remember all of them, but there were certainly a wide variety of them. 4 5 Ο. If I could direct your attention now to page 5, item 4.12. 6 7 Α. Okay. 8 This reads, "IBM Synchronous DRAM versus HST Ο. 9 Togqle." Do you see that? 10 Yes, I do. 11 Α. 12 What does this refer to? Q. 13 Α. This would be a presentation made by IBM and 14 contained in Attachment M, that's a presentation they would have made before the committee. 15 16 By the way, it refers to Mark Kellogg. Who is Ο. 17 Mark Kellogg? 18 Α. Mark Kellogg is a long-time member, a very active member, within JEDEC that works for IBM. 19 20 Ο. Now, were you present at the 42.3 subcommittee 21 meeting at the time of Mr. Kellogg's presentation? 22 Yes, I was. Α. 23 Did you observe that presentation? Q. Yes, I did. 24 Α. 25 What did it involve? Q.

1 Mr. Kellogg was actually proposing a Α. 2 functionality that IBM had utilized in some of their 3 own devices as a proposal for controlling data and data flow, and high-speed toggle is the terminology that was 4 5 used, which says -- it says HST toggle, but if you actually unfold the acronym, it would read "high-speed 6 7 toggle toggle" here, so sorry for the confusion, but HST mode is what it is. 8 Okay, if I could ask you to turn to Attachment 9 Q. M, which is at page 84, please. 10 11 Α. Okav. 12 Is that the presentation that Mr. Kellogg made? Q. 13 Α. Yes, it is. 14 Can you explain, please, what Mr. Kellogg was Ο. 15 proposing by high-speed toggle? 16 High-speed toggle was the use of a signal on Α. 17 the DRAM to control data on both edges of the clock. 18 They were using the CAS clock to actually cycle data on both edges of the clock, and they did this in devices 19 20 that they shipped in earlier machines, and they were 21 proposing that we include that for use in our future DRAM as a method for achieving higher performance, 22 23 which was one of the things that we were working toward 24 at the time. 25 When you refer to both edges, are you referring Q.

1 to a rising edge and a falling edge?

A. Yes, I am. I'm sorry.

2

Q. Now, was IBM proposing a synchronous device orasynchronous device or was it something different?

5 Α. Well, in terms of data, it was a synchronous device because of the nature of how -- remember I said, 6 7 I said it's a CAS clock. It's a function that's 8 fundamentally synchronous. So, as we would toggle the CAS signal, column, clock, whatever -- whichever name 9 you want to call it, you would get data out on -- from 10 the rising edge and from the falling edge in a 11 12 synchronous fashion.

13 Q. So, just to be clear, the data is coming out of 14 the rising edge and falling edge of what?

A. Rising edge and falling edge of the signal.
Some people would call it the HST signal, some call it the CAS signal, some call it the CE signal or the CAS clock.

Q. Now, was the CAS signal in constant operation?
 A. In this case, no, it was not.

Q. In a Synchronous DRAM that has a system clock,is the clock in constant operation?

A. The system clock is in constant operation, thatis correct.

25 Q. Would it be fair to say that that is a

1 distinction between the IBM high-speed toggle mode and 2 the dual edge clock?

3 Α. Well, sort of, except in -- actually, in DDR, the data clocking signal is actually the data strobe 4 5 signal, which is not continuous free running. Ιt operates much the same as high-speed toggle does. 6 It's a temporary signal, but in terms of having -- are 7 8 the -- does the high-speed toggle chip that IBM produced have a free running clock, no, it did not, and 9 did it have a CAS clock, yes, it did. 10

11 Q. If you could characterize whether high-speed 12 toggle mode was fairly similar, fairly different or 13 somewhere in between with respect to dual edge clock. 14 How would you characterize it?

MR. DETRE: Objection, Your Honor, vague and calls for opinion testimony.

JUDGE McGUIRE: Overruled. I think he'squalified to answer the question.

MR. STONE: Your Honor, can I ask you to clarify, are we going to have opinion testimony from people who are not designated as experts? That's not something we contemplated, and I guess in taking discovery, it's not something we expected we would confront. We expected opinions would be proffered from those designated as experts, and if all of the

1 witnesses can give their opinions because they have the 2 expertise but weren't so designated, it does a little 3 bit change the nature of what we had expected, and I just wanted to see if I could clarify that scope --4 Well, I'm a little confused 5 JUDGE McGUIRE: here as to whether he's giving opinion evidence or it's 6 7 based on his perception at the time. Now, if we can 8 state the question again, then I will at that point reconsider. 9 MR. OLIVER: Yes, thank you, Your Honor. 10 Ι should be more precise with my question. 11 Thank you. 12 BY MR. OLIVER: Based on your observations of the IBM 13 Q. presentation of high-speed toggle at that time, 14 characterizing your understanding, did you understand 15 16 the high-speed toggle proposed by IBM to be similar to 17 a dual edge clock, different from a dual edge clock or 18 somewhere in between? 19 Α. It's actually almost identical. 20 MR. DETRE: Objection, Your Honor. The dual 21 edge clock that Mr. Rhoden testified about in DDR was much, much later, so this question really could not be 22 23 based on his observations at the time that he was observing the high-speed toggle. Unless later he 24 25 somehow did this comparison, this is pure opinion

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

439

1 testimony he's being asked for now. 2 JUDGE McGUIRE: Sustained. 3 BY MR. OLIVER: Mr. Rhoden, could you find document CX-34, 4 Q. I'm sorry, Mr. Rhoden, it's a set of meeting 5 please. minutes from the May 1992 meeting. It would be in the 6 7 large stack of documents. CX-34, okay, I have it. 8 Α. Do you recognize CX-34? 9 Q. Yes, I do. 10 Α. What is it? 11 Ο. 12 This would be meeting minutes, and it's meeting Α. 13 minutes from the JC-42.3 DRAM committee from May 1992. 14 Did you attend that meeting? Q. 15 Yes, I did. Α. 16 If I could direct your attention, please, to Q. 17 page 30 of these minutes. 18 Α. Page 30? 19 Q. Yes. 20 Α. Okay. 21 It states in the upper right-hand corner, Ο. 22 "Attachment E." 23 Α. Attachment E? Attachment E as in Edward? 24 Ο. 25 Α. Yes, I do have Attachment E, yes.

1 Q. Do you recognize this document?

2 A. Yes, I do.

3 Q. What is this document?

A. This is a report from Mr. Gordon Kelley about a special meeting that took place at -- as I explained, when we have a lot of activity, we have special meetings in between regular meetings, and we always try to take those special meetings and report back into the regular meetings. This would have been one of those reports.

Q. If you could please flip through the next few pages and identify which pages constitute the report from the special meeting.

A. The -- it would be -- okay, it would be from
CX-34-30 to CX-34-37 would be that report.

16 Q. Thank you.

17Were you present at this special meeting?18A. Yes, I was.

19 Q. And when did this special meeting take place? 20 Α. This special meeting took place in Dallas. 21 I -- I believe it was reported in the April time frame. 22 Okay, the date here reads April 14, 1992. Q. 23 Yeah, I can almost read it. April 14th, yes, Α. 24 okay.

25 Q. If I could direct your attention to page 32,

```
1 please.
```

2 Α. Thirty-two, okay. 3 And looking at the item 1.D, and next to it, it Ο. reads, "IBM." 4 5 Α. Yes. 6 My apologies, these documents are difficult to Q. 7 read. They're the best we could do. I'll do the best I can. 8 Α. 9 Q. It reads 1.D, "IBM: (William Hardell -Austin)." 10 Who is Mr. Hardell? 11 12 This is -- did you say 1.D, as in dog? Α. 13 Q. Yes. 14 Okay, William Hardell, yes, I see it. Α. Who was Mr. Hardell? 15 Q. 16 Mr. Hardell was an IBM employee who worked in Α. 17 the IBM facility in Austin, Texas. 18 Ο. Now, underneath that there are a number of 19 stars with what appear to be some features next to 20 them. 21 Α. Okay. What is represented by that? 22 Q. 23 This -- the number of stars that are actually Α. referenced here would be the proposal by IBM about what 24 25 they would like to see in next generation SDRAM. I

1 think this would have been a proposal that he would 2 have made at the special meeting. 3 All right. Were you present at the special Ο. 4 meeting when he made the proposal? 5 Α. Yes, I was. 6 Q. And did you observe the proposal? 7 Α. Yes, I did. 8 If I could direct your attention to the first Ο. star underneath Asynchronous RAS/CAS, underneath that 9 it reads, "Dual edge clock." 10 Do you see that? 11 12 Yes, I do. Α. 13 What was Mr. Hardell proposing regarding dual Q. 14 edge clock? 15 He was proposing using both edges of the clock Α. 16 for the transition of data and information inside the 17 Synchronous DRAM. 18 Ο. How, if at all, did this presentation from Mr. 19 Hardell differ from the presentation of Mr. Kellogg in 20 December 1991? 21 In a lot of ways, they are very similar, except Α. in Mr. Hardell's case, he wanted to operate the whole 22 23 device on the dual edge clock, such that it would be a free running clock. 24 25 Excuse me, it would be what? Q.

1 It would be a free running clock in Mr. Α. 2 Hardell's case. 3 What differences, if any, existed between the Ο. 4 dual edge clock proposed by Mr. Hardell and the 5 clocking scheme ultimately adopted within the DDR 6 standard? 7 MR. DETRE: Objection, calls for opinion 8 testimony. 9 JUDGE McGUIRE: Sustained. BY MR. OLIVER: 10 Mr. Rhoden, were you involved in the JC-42.3 11 0. 12 subcommittee at the time that 42.3 subcommittee adopted 13 the DDR SDRAM standard? 14 Adopted -- excuse me? Α. Were you active in the 42.3 subcommittee at the 15 Q. 16 time that the 42.3 subcommittee voted to adopt the DDR 17 SDRAM standard? 18 Α. Yes, I was. 19 Q. Did you vote on various proposals with respect to the DDR SDRAM standard? 20 I was involved in all of the activities of the 21 Α. 22 committee at that time, yes. 23 Did you vote on the proposal to use a dual edge Ο. clock in the DDR SDRAM standard? 24 25 The -- the voting whether to use the DDR or Α.

1 not, at the time I was coordinating development between 2 multiple companies, and so normally I would lead the 3 discussion, and as leader, I would often choose not to vote such that I did not bias the outcome, but I was 4 5 the leader of the discussion, so yes, I was involved. 6 Were you familiar with the ballots proposing to Ο. 7 use a dual edge clock in the DDR SDRAM system? 8 Α. Yes, I was. And did you have an understanding of the dual 9 Q. 10 edge clock being proposed in the DDR SDRAM system? Yes, I did. 11 Α. 12 Based on your understanding of dual edge clock Q. 13 being proposed for the DDR SDRAM standard at that time 14 and based on your understanding of Mr. Hardell's 15 presentation in April 1992, what differences, if any, 16 do you understand there to be between the dual edge 17 clock being proposed, as you understood it, in the 18 ballot for the DDR SDRAM standard and Mr. Hardell's 19 presentation? 20 MR. DETRE: Objection, Your Honor, calls for 21 opinion testimony. The witness is being asked to make 22 a comparison today. It is not based on any comparison

23 he made in the past.

JUDGE McGUIRE: That one's overruled. I think the way he asked that is utterly proper.

```
1
              You can answer.
 2
              THE WITNESS: The differences was almost none.
 3
      What Mr. Hardell was proposing is essentially what we
      ultimately wound up with in the standard for DDR.
 4
 5
              MR. OLIVER: Could I have just a moment, Your
 6
      Honor, please?
 7
              JUDGE McGUIRE: Go ahead.
 8
              (Counsel conferring.)
              BY MR. OLIVER:
 9
              Mr. Rhoden, could you please find JX-59?
10
                                                          It's
          Q.
      a JEDEC ballot that I believe you looked at this
11
12
      morning.
13
          Α.
              Okay.
14
              MR. PERRY: Did you say 59?
15
              MR. OLIVER: Fifty-nine, yes.
16
              MR. PERRY: Thanks.
              THE WITNESS: Okay, I have it.
17
18
              BY MR. OLIVER:
19
          Q.
              And you recall that we discussed this ballot
20
      this morning?
21
              Yes, I do.
          Α.
22
              Could you please explain what this ballot
          Q.
      involved?
23
24
              The subject of this ballot, as you see at the
          Α.
25
      top of the page, is the "Proposed Standard for 16
```

1 megabit X 4 Synchronous DRAM mode register."

2 Q. What does that mean?

A. Oh, I'm sorry, it means a great deal to me butnot to you. I apologize.

5 The mode register itself was a programmable 6 method for setting the mode of operation of the device, 7 and there's a series of functions that we included 8 inside of that mode register as programmable functions, 9 and that's what this ballot would have been about.

10 Q. Where within this ballot would that proposal be 11 explained?

A. It would be in the ballot material, probably the latter pages. In this case it's the last of the few pages that you have here. So, it's 59-03 --JX-59-03.

16 Q. Could you please explain what is being set 17 forth on JX-59, page 3?

18 Α. Yeah, this is actually engineering shorthand, 19 if you will, to indicate a register that you see --20 under the heading Mode Register, you see an X/Y --21 excuse me, you see a series of boxes that have values 22 in them labeled from 11 down to zero, which would be 23 particular bits within that register, and the -there's one register, the top part would indicate the 24 25 entry into a test mode, and the second one right below

it would indicate programmability of the device in
 other modes.

3 And one of the things that they would -- so, the horizontal is a representation of the register, and 4 5 the lines that are connected to the boxes that you see 6 here indicate the function represented as programmed by those bits within that register. So, at the top you 7 8 see wrap length, and remember I said wrap length and 9 burst length are the same thing. The second one, WT, wrap type, burst type, the same thing. And the bottom 10 is latency mode, and latency mode and CAS latency are 11 12 the same thing.

In fact, in this particular table, it's actually labeled CAS latency above the -- in the table at the bottom right-hand corner of the ballot itself.

16 Q. Just to be clear, how was the ballot proposing 17 that the latency mode would be set?

A. The latency -- the latency mode in this ballot
is proposed to be set by a programmable register, the
mode register.

21 Q. And how is the ballot proposing that the wrap 22 length would be set?

A. The wrap length/burst length would be set by
programming a value into the mode register, a
programmable register.

1 Q. Can you please explain briefly the events that 2 led up to the JC-42.3 subcommittee issuing this ballot? 3 Α. Sure. The committee itself actually discusses, as you saw, the many different options that you see, 4 5 and in the process of standardization, we can't really 6 have a plethora of approaches on how to support -- how 7 to approach something. The concept is to just pick 8 one. And so, the committee picked one to move forward, 9 and this was the item that they picked to move forward. 10 So, the committee would pick one. Somebody 11 would basically recommend that they send something out 12 for ballot. That's what happened. Somebody 13 recommended that they send this out for ballot, and 14 then someone else would second, we would take a vote, send it out for ballot, and then actually vote on it. 15 16 When was this ballot sent out? 0. 17 You can see this ballot would have gone out in Α. 18 June 1992. 19 Q. Can I ask you to please find JX-13 in front of you, please? It's another set of minutes from July 20 1992. 21 22 Α. Okay. Thank you for telling me what type. It 23 helps me find the pile. MR. OLIVER: Actually, Your Honor, I realize 24 25 I'm getting a little ahead of myself here, if I could

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

449

just take this moment to offer into evidence first 1 2 JX-10. 3 JUDGE McGUIRE: Any objection, Mr. Detre? MR. DETRE: No objection. 4 5 JUDGE McGUIRE: If not, it's so entered. (JX Exhibit Number 10 was admitted into 6 7 evidence.) 8 MR. OLIVER: Your Honor, could I also offer into evidence CX-34, the meeting minutes from May 1992? 9 10 MR. DETRE: No objection. JUDGE McGUIRE: Any objection? So entered. 11 12 (CX Exhibit Number 34 was admitted into 13 evidence.) 14 BY MR. OLIVER: 15 Mr. Rhoden, if I could direct your attention Q. 16 back to JX-13. 17 Okay, I have it. Α. 18 Ο. And do you recognize this document? Yes, I do. 19 Α. 20 Ο. What is it? 21 This would be meeting minutes from JC-42.3, Α. DRAM committee, from July 1992. 22 23 Were you present at this meeting? Q. 24 Α. Yes, I was. 25 If I could direct your attention, please, to Q.

page 9, do you see item 16 on that page, DRAM Ballot Counts?

3 A. Yes, I do.

4

Q. What does that item refer to?

5 Α. In the minutes, we record -- when we have sent 6 out a ballot and it has been voted on, we try to record 7 the pertinent information about the discussion of that 8 ballot in the minutes, and so this would have -- the 9 ballot count, we would go through the subsequent things under -- the DRAM ballot count would have been ballots 10 that were -- had been issued from either the previous 11 12 meeting but were issued to be counted at this meeting.

13 Q. Now, the ballot reflected in JX-59, was that 14 counted at the July 1992 meeting?

A. Let's see, this is the -- it probably would have been. Let me -- I'm looking for -- inside the minutes, we have to look for the JC -- the ballot number. Ballot number 85, and I'm --

Q. If I could direct your attention to paragraph
 16.3 on page 10.

A. Okay, thank you. Yes, it is that -- the mode
register ballot.

23 Q. Did the mode register ballot pass?

A. Yes, it did, the -- you see the vote count was 14 yes, five no and seven abstentions, and the voting

requirement inside of JEDEC is two-thirds. That means
 we have to have twice as many yes as to we do nos, and
 we do in this case, so the ballot did pass.

Q. So, if there is a vote with more than
two-thirds majority, does that mean that the ballot
then automatically passes?

A. That -- yes. I mean, the ballot actually
passes when the vote count is two-thirds.

9 Q. Is there any further procedure that's taken? Yes, inside the committee, we take the further 10 Α. procedure to discuss and resolve the -- or at least --11 12 I think perhaps the best term instead of resolve, we 13 discuss and address all of the comments that had been 14 made. Whether the comments were made in respect to a 15 yes vote or a no vote or an abstain vote, anybody can 16 make a comment on a ballot if they want to, and we make 17 certain that we address the comments before proceeding 18 further with the ballot.

Q. Why is JC-42.3 certain to address the commentsbefore proceeding?

21 A. We did address the comments, yes.

Q. Why does the JC-42.3 subcommittee address the comments before proceeding?

A. Oh, I understand. Addressing the comments ispart of the due process. In the standardization

For The Record, Inc. Waldorf, Maryland (301) 870-8025 452

procedure, we want to make certain that we give 1 2 everybody the opportunity to speak and participate in 3 the standardization process itself. If I could direct your attention back to page 4 Ο. 5 10, under item 16.3, it reads, "The vote was: 14 yes, 5 no, 7 abstentions. The no votes were from Compaq, 6 7 Hitachi, IBM, Rambus and TI." 8 Do you see that? 9 Α. Yes, I do. 10 Now, do you recall whether there was any Ο. discussion of the -- of any comments from Rambus? 11 12 Yes, there was. Α. 13 What do you recall about those discussions? Q. 14 Α. Well, the discussions actually would have been 15 listed in here. You see they -- the companies, Compag, 16 IBM and Rambus, made the same comments to a previous 17 ballot that had already been discussed and counted, and 18 since they made the same comments, then we would verify 19 in the meeting that the same comments and the same 20 resolutions for those comments still applied, both with 21 the committee and with the people who had made the 22 comments. 23 If I could direct your attention to page 9. Ο. Okay. 24 Α. 25 Underneath the heading 16.1. Q.

1 A. Okay.

25

About the fifth paragraph down beginning 2 Q. 3 "Rambus," do you see that? Α. Yes, yes, I do. 4 5 Ο. Does that reflect the Rambus comments? 6 Α. Yes, it does. 7 Ο. And those are the Rambus comments that you were 8 referring to a moment ago? That is correct. 9 Α. Now, following consideration of the various no 10 Ο. 11 votes on the mode register ballot, what happened next 12 with respect to the mode register ballot? 13 Yes, for this particular ballot, we had agreed Α. 14 that we would collect a series of ballots and send them 15 to the next -- the final due process review that took 16 place at the JEDEC Council -- the standardization 17 actually takes place in the committee, and the council 18 then reviews to make certain that we have followed due process, that, in fact, we have made sure that all 19 20 comments are addressed, that everybody had the 21 opportunity to speak, and that all of the documentation 22 is in place to justify issuing a standard. So, that's 23 the type of additional review that would take place at 24 this time.

And so this mode register ballot would -- could

1 have been sent at this time, because it has passed the 2 committee, but in this particular case, I think what we 3 did is we decided to hold it and send it with a group 4 of other ballots that were pending, that some had 5 passed, and we sent the rest of them on in March 1993. 6 That's when we sent the group of 15 that were the early 7 fundamental definition of SDRAM. 8 Q. And that group was sent in March of '93, did 9 you say? 10 Yes, it would have been. It did happen at that Α. 11 time. 12 If I could direct your attention, please, to Q. 13 JX-56. 14 Α. What --15 This is a JEDEC standard, a fairly thick Q. 16 document. 17 Okay, 56, okay. I have it. Α. 18 MR. OLIVER: Your Honor, I realize I'm getting 19 ahead of myself again. Could I at this time offer into 20 evidence JX-13, please? 21 JUDGE McGUIRE: Any opposition, Mr. Detre? 22 MR. DETRE: No objection. 23 JUDGE McGUIRE: If not, so entered. (JX Exhibit Number 13 was admitted into 24 25 evidence.)

BY MR. OLIVER:

2 Q. Mr. Rhoden, do you recognize JX-56?

3 A. Yes, I do.

1

11

4 Q. What is it?

A. JX-56 is actually the JEDEC standard for memory and memory-related modules, devices, that sort of thing. It's a -- we refer to it as 21-C.

Q. If I could direct your attention to the middle
of the first page next to JEDEC Standard Number 21-C,
it reads, "Release 4."

What does that refer to?

12 We would pass standards that -- standards Α. inside of JEDEC occur basically every time there's a 13 14 ballot process, there is a standard, and those 15 standards would then be collected and published 16 occasionally, and because of the size of the 17 document -- it's now, of course, much larger than this, 18 and even this time it was pretty large -- so we would make publishing of this an occasional process, and 19 Release 4 would be the fourth release of 21-C with the 20 revisions that would be contained at that time. 21

Q. Mr. Rhoden, does JX-56 include concepts of
programmable CAS latency and programmable burst length?
A. Yes, it does, and they are under the -- under
the definitions -- under the specifications for SDRAM.

1 Where would we find those features in Release Ο. 2 4? 3 Α. It would be under subsection 3.11, I think --I'm sorry, I don't have the page number for you. 4 Mr. Rhoden, if I could direct your attention, 5 Ο. 6 please, to page 114. 114, okay. I have 114. 7 Α. 8 What is set forth on page 114 of JX-56? Ο. 9 Α. Yes, this is actually the definition of the SDRAM mode register, and we see the similarity to the 10 ballot that was previously discussed. 11 12 Does this include programmable burst length? Q. 13 It does. Α. 14 And where do you see that? Ο. 15 It's -- the programmable burst length is listed Α. 16 here under Burst Length in the top table, if you will, 17 about the middle of the page there, you will see burst 18 length in the left column and then bits identifying and then what BT-0 and -- the burst type is listed as. 19 20 Q. Does this also reflect programmable CAS 21 latency? 22 It does that as well, and that's the bottom Α. 23 table on the bottom right-hand side. You can see that again it's a table that says latency mode at the right, 24 25 CL identifying the bit definitions, and then the CE

1 latency that's listed in the column of 1, 2, 3 and 4, 2 which is -- since it's in parentheses, the 4 item is 3 optional. MR. OLIVER: Your Honor, at this time I would 4 5 like to offer JX-56 into evidence. 6 JUDGE McGUIRE: Any opposition? 7 MR. DETRE: No objection, Your Honor. JUDGE McGUIRE: So entered. 8 (JX Exhibit Number 56 was admitted into 9 evidence.) 10 MR. OLIVER: Your Honor, if I could interrupt 11 12 just for a moment just to ask your preferences with 13 respect to timing. We had hoped to try to finish with 14 Mr. Rhoden today and tomorrow. We had hoped to finish 15 our direct today or at the latest fairly early tomorrow 16 morning to permit them to try to finish their cross 17 tomorrow. 18 I do still have a moderate amount of material 19 to cover. I don't know what your preference --20 JUDGE McGUIRE: How much time do you think that 21 will take, to conclude your direct? 22 MR. OLIVER: I'm guessing two to two and a half 23 hours, Your Honor. 24 JUDGE McGUIRE: That's going to push us to 25 about 6:30. To me, it doesn't matter. It may be a

1 good point to go ahead and take the next couple hours 2 and try to get this portion of his testimony I think 3 concluded, but if we could go another hour, then maybe start off again in the morning with another hour or 4 5 hour and a half, then -- any comment by respondent? 6 MR. PERRY: I think that we would prefer the 7 latter proposal, but if Your Honor prefers --8 JUDGE McGUIRE: Okay, I think that makes sense 9 at this point. Is there some area that you could go 10 for perhaps another half hour or hour and then take a 11 break, or is this a time that you would like to do 12 that? 13 MR. OLIVER: Your Honor, if I could suggest 14 perhaps if I could take five minutes to try to focus on 15 what I could then do today --JUDGE McGUIRE: Okay, let's take a five-minute 16 17 break. 18 MR. OLIVER: Great. Thank you, Your Honor. 19 (A brief recess was taken.) 20 JUDGE McGUIRE: Okay, on the record. 21 BY MR. OLIVER: Mr. Rhoden, we left off after having discussed 22 Q. 23 the JEDEC SDRAM standard. Do you recall that? 24 Α. Yes, I do. 25 And I believe you testified that the final set Q.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

459

1 of ballots on that was passed at the subcommittee level 2 in March of 1993. Is that --

3 A. That is correct.

Q. Now, what standard-setting work, if any, did the JC-42.3 subcommittee do between May of 1993 and June of 1996?

7 Α. Oh, a tremendous amount. The work -- inside 8 JEDEC, there is a continuous time line of activity. Work -- it's -- while there are snapshots and we do 9 10 collect groups of ballots at times, the work is 11 continuous. We're always working on the improvements 12 to what we have, improvements to what we've seen before and future generation of devices. So, that's three 13 14 things we're always working on.

15 Q. Now, with respect to the SDRAM standard, what 16 would future generation devices refer to?

A. Well, we call them future generation DRAM --SDRAM, we call them -- well, as you've seen, the future DRAM task group was one of the terms that we used for a group of activity that we used. Sometimes it was referred to as SDRAM II, sometimes it was just future DRAM.

Q. Did that eventually lead to a standard?
A. Eventually, all of the activity that's inside
JEDEC will typically lead to a standard, all the

presentations and all of the activity. It usually has more to do with the timing and availability of process technology than with the actual information flow that takes place in JEDEC.

Q. Let me be more specific. You had described some of the standard-setting work that was being done in the JC-42.3 subcommittee between May of 1993 and June of 1996. Now, did the work that you are referring to eventually lead to a standard?

10 A. Yes, it did.

11 Q. What standard did it lead to?

A. Well, the next generation standard would have been the DDR standard that actually came out later. The name DDR was not coined until late 19 -- I forget, 15 1996? Late 1996 is when the DDR standard came out.

16 Q. Now, after the SDRAM standard was adopted, did 17 the JC-42.3 subcommittee begin to consider any other 18 features for the next generation standard?

A. Well, certainly. Actually, in the committee, what usually happens is we take -- any time we've completed a particular snapshot, if you will -remember, this is an evolutionary time line, and we are continually changing and continually improving, if you will, the devices, the modules, all of the things that we're working with, and so through this continuous

1 evolutionary process, at points in time, we will ship 2 out things that are -- this seem significant at least 3 to the outside world but perhaps are not necessarily to the members, and we will take groups of ideas or groups 4 of ballots, if you will, or groups of presentations and 5 6 coaqulate those into a release like you saw here, 7 Release 4, and the things that we've been considering 8 we continue to consider, and then we add new things to So, it is a -- do you understand what I mean by 9 that. the process is a continuing one in terms of 10

11 development?

12 Q. Thank you.

With respect to new features, if any, that were being considered by the JC-42.3 subcommittee for inclusion in the next standard, do you recall discussion of any new features to be added?

17 Sure, the presentation by Mr. Hardell from IBM Α. 18 had generated guite a bit of interest in the beginning, 19 and actually we came very close to including it in the 20 original SDRAM standard, and that's the one where we 21 talked about the dual edge clocking, and at the time, for a number of different reasons, a lot of them had to 22 23 do with process technology, we decided to actually postpone implementation of that until a later date. 24 25 So, that continued as part of the discussion.

1 There were also improvements to the latency, 2 write latency. Discussions took place of additions of 3 PLLs into the devices themselves. Many topics like 4 that were under discussion and discussed during that 5 time frame, and many of those wound up in DDR 6 ultimately.

Q. By the way, just to follow up on one thing you said, you referred to the decision not to include dual edge clocking in the SDRAM standard. Could you give a brief explanation based on your recollection as to why it was decided not to include dual edge clocking in the SDRAM standard?

13 Yes, the dual edge clocking was a technology Α. 14 that would have allowed us to use both edges of the 15 clock, and certainly IBM was already doing that with 16 devices that they were shipping at the time, and the 17 discussion inside the committee essentially centered 18 around, well, in the first place, we didn't need it, 19 because the performance of the memory was substantial 20 enough from a system perspective to be greater than the 21 need of the system, and so we said, well, since we don't need it at this time, perhaps we don't need to 22 23 expend the effort.

There were also some suppliers that -- their process technology -- and this is actually the process

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

463

1 technology in their fabs themselves -- that would have had a greater degree of difficulty implementing it in 2 3 that time frame. They still needed to advance their process. Obviously, IBM's process was more advanced 4 5 because they were already shipping that type of device, 6 and some of the others were as well, but to allow a 7 little bit of time, and for whatever reason, inside 8 JEDEC, we basically pick a path, and we try to pick a 9 path to get to a common agreement, a common standard, and anything that's a good idea sticks around, and we 10 ultimately come back to it as well, and that's exactly 11 12 what happened with dual edge clock. 13 Q. Mr. Rhoden, if I could ask you to locate JX-21 14 in the documents in front of you. This is another set 15 of meeting minutes from September of 1994. 16 Α. Twenty?

- 17 Q. JX-21.
- 18 A. Twenty-one, okay, I have it.
- 19 Q. Mr. Rhoden, do you recognize JX-21?
- 20 A. Yes, I do.
- 21 Q. What is this document?

A. This is a JC-42.3 DRAM committee meeting inAlbuquerque, New Mexico in September 1994.

24 Q. Were you present at this meeting?

25 A. Yes, I was.

1 If I could direct your attention, please, to Ο. 2 page 11 of JX-21 and specifically to item 11.3. It 3 reads, "NEC SDRAM Mode Register Item 639." 4 Do you see that? 5 Α. Yes, I see it. What does that refer to? 6 Ο. That refers to a presentation that NEC made 7 Α. 8 about SDRAM mode register. It was a first showing, and it's in Attachment AA. 9 Were you present when NEC made this proposal? 10 Q. 11 Α. Yes, I was. 12 Did you observe the NEC presentation? Q. 13 Yes, I did. Α. 14 Q. If I could ask you to turn, please, to 15 Attachment AA. It should be page 86. 16 Α. Thank you. Okay. 17 Is Attachment AA, in fact, a copy of the Ο. 18 presentation that NEC made? 19 Α. Yes, it is. 20 What was NEC proposing? 0. 21 NEC was proposing a new feature set and perhaps Α. 22 about -- this is about number of banks, and one of the 23 things that they were proposing in this thing was inclusion of some -- a single write operation, some low 24 25 power mode and also the inclusion of a PLL.

Q. Was this presentation one that you would characterize as a proposed improvement on the previous standard or a proposal for a future generation standard or something else?

5 Α. Well, the answer in a sense is yes and yes, because when a proposal is made, it's up to the 6 7 committee to decide where to put it, obviously, but a 8 proposal like this, when NEC made this proposal, their 9 intent was to actually implement this functionality in whatever device, an existing device or a future device. 10 11 They were making the proposal as an improvement to what 12 we had today. So, it would be an improvement over a given device, and you can call that a new device if you 13 14 like.

15 Q. If I could direct your attention to page 91, 16 please.

17 A. Okay.

Q. Based on your observation of the NEC proposal at the time, what was your understanding of what NEC was proposing with respect to PLL enable mode?

A. NEC was proposing including a PLL on board the chip to actually synchronize the phased relationship of the internal clock to the external clock. You can see the two boxes on the page there. The left-hand side says without PLL and the right-hand side says with PLL.

1 At the time you observed this proposal, did you Ο. 2 have an understanding of the term "PLL"? 3 Α. Yes, I did. What was your understanding? 4 Ο. 5 Α. The classic terminology for PLL is phased lock 6 loop, and in this case it was used to synchronize the 7 clocks. 8 Ο. In September 1994 when you observed this proposal, did -- were you familiar with the term 9 "delayed lock loop"? 10 Yes, I was. 11 Α. 12 And based on your understanding in September Q. 1994, what, if any, was the difference between a phased 13 14 lock loop and a delayed lock loop? 15 Well, in the implementation that NEC was Α. 16 proposing, there was essentially no difference. They 17 were proposing something to allow the synchronization 18 of clock, so delayed lock loop and phased lock loop, we have used both terms interchangeably inside JEDEC. 19 20 Based on your understanding of the --Ο. 21 MR. DETRE: Objection, Your Honor, I would like to move to strike that last answer as speculation 22 23 unless it was based on something that NEC actually It wasn't clear to me whether that was the 24 said. 25 witness' opinion or whether this was actually based on

1 his observation of the presentation.

JUDGE McGUIRE: Well, let's clarify. Was that based on your observation or as an opinion, because I can't hear your opinion.

5 THE WITNESS: Well, actually, it's not my 6 opinion. I myself have made presentations about the 7 PLL/DLL being the same inside JEDEC, and the discussion 8 that took place about this at the time that NEC made it 9 used both terms, because that's all -- that's kind of 10 an ongoing discussion that's taken place inside JEDEC 11 for a long time.

JUDGE McGUIRE: Okay, so noted. You may proceed.

14 BY MR. OLIVER:

Q. Mr. Rhoden, based on your understanding of the JEDEC disclosure policy as of September 1994, did the NEC presentation trigger any disclosure obligation?

A. Certainly, it was a presentation inside of
JEDEC, so yes, the requirement to disclose was
certainly there.

Q. Mr. Rhoden, if I could ask you next to turn to
Exhibit JX-26. It's another set of meeting minutes
from the May 1995 meeting.

A. Okay. Twenty-six, JX-26 you said?Q. Yes.

1 A. Okay.

2 MR. OLIVER: Actually, before I ask any 3 questions about that, Your Honor, at this time could I offer into evidence JX-21? 4 5 JUDGE McGUIRE: Mr. Detre? MR. DETRE: No objection, Your Honor. 6 7 JUDGE McGUIRE: So admitted. (JX Exhibit Number 21 was admitted into 8 9 evidence.) 10 BY MR. OLIVER: Mr. Rhoden, directing your attention now to 11 Ο. 12 JX-26, do you recognize this document? 13 Yes, I do. Α. 14 What is it? Ο. 15 This is meeting minutes from JC-42.3 DRAM Α. 16 committee in May of 1995. 17 Were you present at this meeting? Ο. 18 Α. Yes, I was. Could I ask you to turn, please, to page 10 of 19 Q. 20 JX-26. 21 Α. Okay. 22 If I could direct your attention down to 13.7, Q. 23 it reads, "Hyundai SyncLink no item." Do you see that? 24 25 The Hyundai SyncLink? Yes, I do. Α.
1 As of May 1995, did you have an understanding Ο. 2 of what SyncLink was? 3 Α. Yes, I did. What was SyncLink? 4 Q. SyncLink was a consortium of people involved in 5 Α. the memory industry, and they were working to develop a 6 7 proposal for a future type of DRAM. 8 If you see the paragraph that follows that, it Ο. 9 begins, "A presentation was made by Hyundai (see 10 Attachment Y)." Do you see that? 11 12 Yes, I do. Α. 13 Were you present at the time that Hyundai made Q. 14 a presentation on SyncLink? 15 Yes, I was. Α. 16 And did you observe that presentation? Ο. 17 Yes, I did. Α. 18 Ο. Mr. Rhoden, what do you recall about the SyncLink presentation at the May 1995 JEDEC meeting? 19 20 Α. Primarily that it was a high-level presentation 21 by Mr. Tabrizi. It was an overview of the proposals 22 for what came to be known as SLDRAM, they called it, 23 SyncLink DRAM at that time. 24 (Counsel conferring.) 25 BY MR. OLIVER:

1 Q. Mr. Rhoden, if I could ask you to turn to page 2 111, please. 3 Α. Okay. 4 This bears a caption at the top that reads, Q. 5 "Mitsubishi Electric," and then under that it also says, "64Mbit SyncLink SDRAM." 6 7 Do you see that? 8 Α. Yes. Was the SyncLink referred to -- strike that. 9 Q. Does this reflect a presentation made by 10 Mitsubishi? 11 12 Yes, it would. Α. 13 Were you present at the time that Mitsubishi Q. 14 made its presentation? 15 Yes, I was. Α. 16 Did you observe that presentation? Ο. 17 Yes, I did. Α. 18 Ο. Was this presentation also involving SyncLink? 19 Α. Yes, it was. 20 What, if any, was the relationship between the 0. 21 presentation by Mitsubishi and the presentation by 22 Hyundai? 23 They were about various aspects of the SyncLink Α. The Mitsubishi one here is actually a pin-out 24 device. 25 presentation, and -- similar definitions.

Q. Mr. Rhoden, if I could ask you to turn to page
 112, please.

3 A. Okay.

Q. And particularly I'd like to direct your
attention to the language underneath Signal Name Definition. It reads, "Strobe-in, reference clock,
both edge for input, positive edge for output."
Bo you see that?

9 A. Yes, I do.

25

10 Q. What was -- again, based on your observation at 11 the time, what was Mitsubishi proposing?

A. Mitsubishi was proposing here a reference clock. Both edge for input is basically, if you want to think about it, it's a dual edge input. Both edge for input and positive edge for output, they were using a combination, if you would.

MR. STONE: Your Honor, if you would ask thewitness to speak a little closer to the mike.

JUDGE McGUIRE: Mr. Rhoden, if you could speak up, he can't hear you. I know it's getting towards the end of the day, you're probably getting tired, but we'd appreciate it.

23 THE WITNESS: I'm slouching back in my chair, 24 so --

JUDGE McGUIRE: I think we all are at this

1 point.

2 BY MR. OLIVER: 3 Mr. Rhoden, if I could direct your attention Ο. 4 back to page 10, please. 5 Α. Okay, all right. 6 Looking again at item 13.7 under Hyundai Ο. 7 SyncLink. 8 Α. Okay. Looking now three lines down, part way through 9 Q. that line, it begins, "The patent issues were a concern 10 11 in this proposal. It was stated that no known patents 12 exist on this proposal. It was intended to be an open 13 system." 14 Do you see that? 15 Yes, I do. Α. 16 Do you recall any discussion of that item at Q. 17 the meeting? 18 Α. There were -- there was a discussion that 19 people, since it was a new proposal that came in that 20 was fundamentally different in a lot of ways from the 21 kind of work that we had been doing inside JEDEC, people were concerned that perhaps there might be 22 23 patent issue, and the discussion ensued about -- I believe Mr. Tabrizi at this time, it is my 24 25 recollection, is that he was trying to inform the

1 committee that he was not aware of anyone else that had 2 any patents that might apply to this. 3 Q. Do you recall any discussion of Rambus in 4 connection with that patent discussion?

5 A. I do not.

Q. Did Mr. -- did Mr. Tabrizi give any explanation
as to why he thought that SyncLink would be an open
standard?

9 Α. Well, part of the proposal when they brought it 10 into the JEDEC body was to make certain that everyone understood and knew that the participants inside 11 12 SyncLink intended to follow the JEDEC patent policy and 13 develop an open standard. That was their stated 14 objective for a long time, and they made that perfectly 15 clear to all the people involved.

MR. OLIVER: I'm sorry, Your Honor, one minute, please?

18 JUDGE McGUIRE: Go ahead.

19 (Counsel conferring.)

20 BY MR. OLIVER:

Q. Mr. Rhoden, if I could ask you to find JX-28,
please. This would be in the pile of meeting minutes.
This would be the December 1995 meeting.

A. Are we complete with 26 here?

25 Q. Excuse me, JX-28.

1 Oh, JX-28, okay. Okay, I have JX-28. Α. 2 MR. OLIVER: Actually, before I ask you any 3 questions, Your Honor, at this point, I would like to offer into evidence JX-26, please. 4 5 JUDGE McGUIRE: Any opposition? MR. DETRE: No opposition, Your Honor. 6 7 JUDGE McGUIRE: So entered. (JX Exhibit Number 26 was admitted into 8 9 evidence.) 10 BY MR. OLIVER: Mr. Rhoden, do you recognize JX-28? 11 Ο. 12 Yes, I do. Α. 13 Were you present at this meeting? Q. 14 Yes, I was. Α. 15 If I could direct your attention, please, to Q. 16 page 6. 17 Α. Okay. 18 Ο. If I could direct your attention to the top of the page, 8.6, SDRAM-Lite Survey Results. 19 20 Do you see that? Yes, I do. 21 Α. 22 As of December 1995, did you have an Q. 23 understanding of what SDRAM-Lite referred to? Yes, actually, SDRAM-Lite was a series of 24 Α. 25 proposals for modification to the existing SDRAM

standard for creation of a subset device, if you will, to create a "lite," in the same way of light beer, but in any event a lighter proposal.

Q. What do you mean by a lighter proposal?
A. Well, with fewer -- a reduced feature set. By
reducing the feature set in some way, they would save
manufacturing costs through testing and through
capabilities.

9 Q. Would the proposal have affected in any way 10 either the programmable CAS latency or programmable 11 burst length features of the SDRAM standard?

A. Yes, sir, they were proposing that would be fixed. That was one of the proposals that was under consideration for SDRAM-Lite, was that they be fixed.

15 Q. As of December 1995, did you have an 16 understanding why it was proposed to make those fixes?

17 Some of the suppliers were expressing an Α. 18 interest that they wanted to pursue this avenue as a way to reduce the cost of the device, because the 19 20 programmable nature added additional test costs, because they had to test both features or three --21 22 however many features there were, they had to test all 23 of them that were programmable, and with a fixed latency and fixed burst length device, then the amount 24 25 of testing of the device would be significantly

1 reduced.

2 Q. Mr. Rhoden, if I could direct your attention 3 again back to page 6, item 8.8, SDRAM Feature Survey Ballot Results. 4 5 Α. Yes. 6 Q. Do you see that? 7 Α. Yes, I do. 8 What does the SDRAM feature survey ballot refer Ο. 9 to? 10 The SDRAM feature survey ballot was a Α. discussion about future feature sets. In other words, 11 12 we just talked about SDRAM-Lite that was kind of 13 reducing the feature set. What we're talking about 14 with the SDRAM was enhancing the feature set or 15 modifying the feature set in a way for a future device. 16 If I could read the first sentence under that, Ο. 17 it reads, "MOSAID made a presentation on the results of 18 the survey." 19 Do you see that? 20 Α. Yes. 21 Were you present at the meeting at the time Ο. that MOSAID presented the results of the survey ballot? 22 23 Yes, I was. Α. 24 Ο. Did you observe MOSAID's presentation about the 25 survey ballot?

1 A. Yes, I did.

2 Q. If I could direct your attention, please, to 3 page 34.

4 A. Okay, I have it.

Q. This is a page with the title Future SDRAMFeatures Survey Ballot.

7 Do you see that?

8 A. Yes see it.

9 Q. If I could direct your attention to the third 10 bullet point, "Take the Time to Do It Right." Based on 11 MOSAID's presentation of the discussion that you 12 observed at the time, did you have an understanding of 13 what was meant by "take the time to do it right"?

14 Α. MOSAID was proposing that in creation of a next 15 generation device that we take our time, we use special 16 task group meetings and put a number of people together 17 to develop the next generation of device, and so take 18 your time to do it right was Mr. Allen's approach to having the information -- having the feature set and 19 20 functionality of the next generation device go under a 21 lot of scrutiny for as long as it took to get it right, so to speak. 22

Q. Can I direct your attention to the last bullet point on that page, please, "Create another Standard that will Stand the Test of Time."

1

7

Do you see that?

2 A. The last bullet item?

3 Q. Yes.

A. Yeah, "Create another Standard that will Stand5 the Test of Time"?

6 Q. Yes.

A. Yes, I see it.

Q. Based on your observation of the presentation of the MOSAID survey ballot and other discussions, did you have an understanding of what was meant by "create another standard that will stand the test of time"?

12 Yes, the intent of saying what was said here Α. 13 was that it's essentially based on taking the time to 14 do it right. If you invest the proper amount of time 15 and the proper amount of resources, then you will 16 create something that is serviceable in the industry 17 for a long period of time, and so in that sense, stand 18 the test of time. Time in the electronics industry is 19 a relative term.

20 Q. If I could direct your attention to the next 21 page, page 35. Under heading 4, Conclusions, 4.1, 22 Issues with Strong Support (>2/3)," do you see that? 23 A. Issues -- yes.

Q. If I could direct your attention down about
nine bullet points down, it reads, "On chip PLL/DLLs to

1 reduce clock access time."

2 Do you see that?

3 A. Yes, I do.

Q. I think before I ask the next question, before
this meeting, did you actually receive a copy of the
survey ballot?

A. Yes. Before the meeting? Yeah, the way survey ballots actually work is the survey ballots were sent out along -- some period of time in advance. People had the opportunity to look over them and make comments, and survey ballots were intended to gather information so we could gauge a sense of the direction that we should take.

14 Q. Did you review this survey ballot when you 15 received it?

16 A. Yes, I did.

Q. Based on your review of the survey ballot and the presentation by MOSAID on the results of the survey ballot, as of December 1995, did you have an understanding of the reference to on-chip PLL/DLLs to reduce clock access time under 4.1?

A. Yes, I did.

Q. What was your understanding at the time?
A. My understanding was similar, in fact, to the
presentation that had been made by NEC in earlier

1 presentations and discussed inside the committee. The 2 use of the PLL/DLL, and you see it here used as 3 interchangeable terms, because sometimes we would argue about which term was which, and so finally we decided 4 it didn't matter. So, the PLL/DLL, as it's referenced 5 here, actually showed up as a method to allow us to 6 7 synchronize the internal clock of the device with the external clock. 8

9 Q. How did this particular feature get on the 10 survey ballot in the first place?

Well, everything that shows up in a survey 11 Α. 12 ballot is either from a presentation or from an earlier discussion that takes place in JEDEC. Usually what 13 14 happens is feature sets come around, they come up 15 through discussions, and especially when it starts 16 taking an inordinate amount of committee time, we will 17 say, look, let's take some of these items, put them in 18 a survey ballot, and see if we can gauge the level of 19 support, see if we can identify a direction that we 20 might want to go. So, the short answer to your 21 question is this came from earlier discussions that took place inside JEDEC. 22

Q. If I could direct your attention back to page6, please.

25 A. Page 6?

For The Record, Inc. Waldorf, Maryland (301) 870-8025 481

1 Q. Yes.

2 A. Okay.

3 Again, under 8.8, SDRAM Feature Survey Ballot Ο. Results, and after Attachment G, it reads, "MOSAID 4 5 noted that they had a patent pending on DLL and noted 6 that it was a particular implementation and may not be required to use the standard." 7 8 Do you see that? Yes, I do. 9 Α. Do you have an understanding as to how that 10 Q. item came to be raised at a JEDEC meeting? 11 12 As is typically the case, somebody would stand Α. up and say, hey, look, we have some IP related to this 13 14 area, as Mr. Allen did in this case, and it would be 15 normally listed to where it can be referenced, and his 16 statement is it may be required -- it may involve the 17 work that's going on. His discussion about it was that 18 it was very specific, so it may only apply to a 19 particular implementation. 20 Ο. If I could direct your attention again back to page 35, please. 21 22 Α. Okay. 23 Towards the bottom of the page, on 4.2, Issues Ο. with Mixed Support, the fourth bullet point. 24 25 4.2, okay. Α.

1 The fourth bullet point reads, "Using both Ο. 2 edges of the clock for sampling inputs." 3 Do you see that? Α. Yes. 4 5 Ο. Again, was that an item that you had seen in 6 the survey ballot itself? 7 Α. That is correct. 8 Based on your review of the survey ballot and Ο. 9 the presentation on the results by MOSAID that took 10 place in that meeting, did you have an understanding in December 1995 what was meant by using both edges of the 11 12 clock for sampling inputs? Yes, I did. 13 Α. 14 Ο. Based on your understanding in December 1995, 15 what, if any, differences were contemplated by the 16 proposal to use both edges of the clock as included in 17 the survey ballot as opposed to the IBM presentation of 18 dual edge clock in April 1992? 19 Α. Well, in operation -- and the utilization of 20 both edges of a clock to do work is -- is and was a 21 common discussion, and on the survey ballot and as presented in Mr. Hardell's position from IBM, it's 22 23 extremely similar. If not exactly the same, certainly similar. 24 25 MR. OLIVER: Your Honor, at this time, I would

1 like to actually on a timely basis offer JX-28 into 2 evidence, please. 3 JUDGE McGUIRE: Mr. Detre? MR. DETRE: No objection. 4 5 JUDGE McGUIRE: So admitted. (JX Exhibit Number 28 was admitted into 6 7 evidence.) BY MR. OLIVER: 8 9 Q. If I could ask you to find JX-29 in your pile, 10 another set of meeting minutes, this time from a 1996 11 meeting. 12 Α. Okay. 13 Do you recognize JX-29? Q. 14 Yes, I do. Α. What is that document? 15 Q. 16 Α. This is an interim committee meeting for the 17 JC-42.3 in January 1996. 18 Ο. What is an interim meeting? 19 Α. As I explained, we have four regularly 20 scheduled meetings per year, and often times during 21 high levels of activity, we schedule meetings in 22 between those other meetings, and this would have been 23 one of those meetings, sometimes called special 24 meetings, sometimes called interim meetings. They're 25 called interim because they're between two other

meetings, two regular meetings. 1 2 Q. Were you present at the January 1996 interim 3 meeting? 4 Yes, I was. Α. 5 Ο. I'd like to direct your attention, please, to 6 page 4 of JX-29. 7 Α. Okay. Specifically, if I could direct your attention 8 Ο. 9 to item 6.2, Micron Future SDRAM Clock Issues. 10 Do you see that? 6.2, yes, I do. 11 Α. 12 Now, what did this item refer to? Q. 13 This would have -- this was a presentation made Α. 14 by Micron at the meeting and would be included here in 15 Attachment F. 16 Were you present at the meeting when Micron Ο. 17 made the presentation? 18 Α. Yes, I was. 19 Q. Did you observe Micron's presentation? 20 Α. Yes, I did. 21 What was Micron's presentation about? 0. Micron's presentation was about the topic that 22 Α. 23 you see here, the SDRAM clock and issues that they had with the clock itself. 24 25 Q. Could I ask you to turn to Attachment F,

please. I believe you'll find it at page 17. 1 2 Α. I'm in the middle -- okay, 17. 3 Is this the Micron presentation that was made Ο. at the January 1996 meeting? 4 5 Α. That is correct. Based on your observation of the presentation 6 Q. and any related discussions, as of January 1996, did 7 8 you have an understanding of what was referred to by PLL/DLL circuits? 9 10 Α. Yes. Could you please explain what your 11 Ο. 12 understanding was as of January 1996? 13 That DLL/PLL circuits or that PLL/DLL, as it's Α. 14 listed here, were circuits that were intended to be 15 used to adjust the phased relationship between the 16 outside clock of the device and the inside clock of the 17 device. 18 Ο. Was Micron proposing to place the PLL/DLL 19 circuits on the DRAM chip or outside the DRAM chip or 20 elsewhere? 21 Well, actually, Micron was proposing that --Α. they were identifying that there's two separate 22 23 approaches. There's another way to essentially do the 24 same type of thing. So, Micron was proposing an 25 alternative way.

Q. Thank you, it was an imprecise question on my
 part.

3 The PLL/DLL circuit that Micron was referring 4 to in its comparison, was it referring to an on-chip 5 PLL/DLL or PLL/DLL located elsewhere?

A. Oh, yes, it was an on-chip PLL/DLL that theywere referring to.

Q. What was Micron actually proposing with itspresentation?

A. Well, as you can see, the first two page, they say there's two different objectives, the PLL/DLL, and they gave some description, and they show echo clock, which is another methodology to accomplish

14 synchronization of data, which was the ultimate goal of 15 the PLL/DLL.

16 Q. What is an echo clock?

A. An echo clock is just another methodology of creating some method to determine when data would be arriving and data would be valid.

20 Q. Was Micron proposing echo clock as an 21 alternative to on-chip PLL/DLL?

A. That was part of the presentation they were making. They were making a proposal so you could see that there are issues with both of them, there's advantages and disadvantages. I'm not sure that they

necessarily said exactly which one they would like to do, but certainly they -- by presenting the differences here, they wanted to bring up the discussion such that we could have it inside the committee.

5 If you look at their conclusion foil at the 6 end, you can see that they -- they conclude that there 7 is some -- the word that they use is overwhelming. And 8 it's a recommendation, work added they said.

9 Q. You are referring to on page 22?

10 A. Yes, I am.

Q. Now, based on your understanding of the JEDEC disclosure policy as of January 1996, was it your understanding that the Micron presentation at Attachment F would have triggered the JEDEC disclosure policy?

A. Certainly, any activity that takes place inside the meeting, and this is a presentation that was made in a meeting, and so certainly it would have triggered.

19 Q. You referred to any activity. Could you20 explain that?

A. Oh, discussions, presentations, ballots,
anything that's taking place inside the committee is
what will trigger -- when we're having a topic
discussed, and certainly they would be discussing about
presentations, because this would be somebody

1 physically standing up there and showing their work, 2 and a discussion would be taking place in the 3 committee. MR. OLIVER: Your Honor, I'd like to offer 4 5 JX-29 into evidence. 6 JUDGE McGUIRE: Any objection? MR. DETRE: No objection, Your Honor. 7 JUDGE McGUIRE: Entered at this time. 8 (JX Exhibit Number 29 was admitted into 9 evidence.) 10 BY MR. OLIVER: 11 12 Mr. Rhoden, could I please ask you to find Q. 13 JX-31 in the pile in front of you? It's another set of 14 meeting minutes, this time from March 1996. 15 Α. I have it. 16 Do you recognize JX-31? Q. 17 Yes, I do. Α. 18 Ο. What is it? This is meeting minutes from JC-42.3 from March 19 Α. 20 1996. 21 Ο. Were you present at this meeting? 22 Yes, I was. Α. 23 If I could direct your attention to page 64, Q. 24 please. 25 Α. Okay.

Q. Do you recognize the document appearing at page
 64?

3 A. Yes, I do.

4 Q. What is it?

5 A. This is actually a presentation that I made 6 about future DRAM possibilities, proposals, if you 7 will. Feature sets, how's that?

Q. When you made this presentation, were you intending to direct this presentation towards a revision of the past SDRAM standard or towards a future standard?

12 Well, you could consider -- as -- recall, as I Α. 13 said, when a presentation is made, the committee can 14 decide either way, but in terms of this particular 15 presentation, it was intended to be for a future DRAM 16 standard, because what you see here is a change in the 17 interface level. At the very top, under SDRAM 18 Features, it says LVTTL, and the next line over that 19 has the arrow that says SSTL3. That would be a change 20 of interface levels of the device and so necessarily 21 would indicate a new device.

Q. If I could direct your attention to the caption Function on the left-hand side. Do you see that?

24 A. Yes.

25 Q. Underneath that it says, "CAS latency."

Do you see that?

2 A. Yes, I do.

1

3 Q. What were you intending to propose with your 4 reference to CAS latency there?

A. It's actually showing CAS latency, we -- that various frequencies of operation, perhaps we needed more than the two values that we were then using, which was two and three. Perhaps we would need to add three and four, four and five, at future frequencies.

10 Q. Did you propose any particular method of 11 determining the CAS latency?

12 A. I did not.

Q. Did you have any understanding as to what the method to determine the CAS latency likely would have been?

A. Well, actually, in this case, by this time we were already utilizing and shipping the programmable mode register to determine CAS latency, so I didn't include that here, because it was already assumed that that's where we would handle it. I was merely proposing some additional values that we consider.

Q. Just to be clear, it was assumed that programmable CAS latency would be continued for use in the next standard, is that what you're saying? A. Oh, yes, certainly.

1 Q. If I could direct your attention to the last 2 function on the list, the burst length. 3 Α. Yes. Again, what were you intending to propose with 4 Ο. 5 respect to burst length? 6 Α. Actually, it was -- the proposal was that the demand for two, four and eight continues for a long 7 8 time, and so the proposal was to continue the same programmable nature of two, four and eight throughout 9 the future devices themselves. 10 If I could direct your attention to the sixth 11 Ο. 12 item, it reads, "On Chip PLL/DLL." 13 Do you see that? 14 Yes. Α. 15 What were you intending to propose with that Q. 16 reference? 17 My proposal was that as we went to higher Α. 18 frequencies, perhaps we would want to include a PLL/DLL 19 as a method of phase adjusting the clocks inside of the 20 devices. 21 Did your proposal favor either a PLL or a DLL? 0. 22 No, you can see it says PLL/DLL. I --Α. 23 remember, I used the term, as did others, interchangeably. I did not distinguish between PLL and 24 25 DLL.

1 Q. Based on your understanding of the JEDEC 2 disclosure policy in March of 1996, did your 3 presentation constitute JEDEC work? Yes, it did, certainly. 4 Α. 5 And would your presentation have triggered any Ο. disclosure obligation? 6 7 Α. Yes, it would have, certainly. MR. OLIVER: Your Honor, I see it's 5:00. 8 This is probably a good breaking point. 9 10 JUDGE McGUIRE: Okay, very good, Counsel. This hearing then is adjourned until 9:30 a.m. on Friday. 11 12 Thank you very much, everyone. Have a good evening. 13 (Whereupon, at 5:00 p.m., the hearing was 14 adjourned.) 15 16 17 18 19 20 21 22 23 24 25

1 CERTIFICATION OF REPORTER 2 DOCKET NUMBER: 9302 3 CASE TITLE: RAMBUS, INC. 4 DATE: MAY 1, 2003 5 I HEREBY CERTIFY that the transcript contained 6 7 herein is a full and accurate transcript of the notes 8 taken by me at the hearing on the above cause before 9 the FEDERAL TRADE COMMISSION to the best of my 10 knowledge and belief. 11 12 DATED: 5/2/03 13 14 15 16 SUSANNE BERGLING, RMR 17 18 CERTIFICATION OF PROOFREADER 19 20 I HEREBY CERTIFY that I proofread the 21 transcript for accuracy in spelling, hyphenation, 22 punctuation and format. 23 24 25 DIANE QUADE For The Record, Inc. Waldorf, Maryland (301) 870-8025